

*Article*

# **Power Line Interference Reduction Technique with a Current-Reused Current-Feedback Instrumentation Amplifier for ECG Recording**

**Donggeun You <sup>1</sup> , Hyunwoo Heo <sup>1</sup> , Hyungseup Kim <sup>1</sup> [,](https://orcid.org/0000-0001-8428-9435) Yongsu Kwon <sup>1</sup> , Sangmin Lee [2](https://orcid.org/0000-0002-4396-6118) and Hyoungho Ko 1,[\\*](https://orcid.org/0000-0001-5348-3585)**

- <sup>1</sup> Department of Electronics Engineering, Chungnam National University, Daejeon 34134, Korea; ryad142@cnu.ac.kr (D.Y.); hwheo@o.cnu.ac.kr (H.H.); hyungseup@cnu.ac.kr (H.K.); yongmayer@cnu.ac.kr (Y.K.)
- <sup>2</sup> Department of Biomedical Engineering, Kyung Hee University, Yongin 17104, Korea; sangmlee@khu.ac.kr
- **\*** Correspondence: hhko@cnu.ac.kr; Tel.: +82-42-821-5664; Fax: +82-42-832-5436

Received: 31 October 2020; Accepted: 25 November 2020; Published: 27 November 2020



# **Featured Application: A portable two-electrode ECG monitoring application.**

**Abstract:** This paper presents a power line interference (PLI) reduction technique with a current-reused current-feedback instrumentation amplifier (CFIA) for electrocardiogram (ECG) recording. In a portable two-electrode ECG monitoring application, the presence of undesired PLI may severely corrupt the quality of ECG recording. Since PLI can be over a few volts, the input signal including the ECG signal can exceed the supply or ground level by an electrostatic discharge (ESD) diode in input/output (I/O) pad. To prevent this problem, this paper presents a continuous-time input common-mode current feedback loop that can limit displacement current from a capacitive coupling between the human body and a power line. The continuous-time input common-mode current feedback loop can clamp an input common-mode voltage to the saturation region of the input transistor of the current-reused CFIA. After the clamping procedure, the clamped input signal is amplified by the current-reused CFIA. The proposed circuit was designed using a 0.18-µm bipolar-complementary metal semiconductor–double-diffused metal oxide semiconductor (BCDMOS) process with an active area of 1.8 mm<sup>2</sup>. The total power consumption is 18  $\mu$ W with 1.8 V. The input-referred noise and noise efficiency factor (NEF) of the current-reused CFIA is 2.68  $\mu$ V<sub>RMS</sub> and 4.28 with 107 Hz, respectively.

**Keywords:** ECG monitoring; power line interference; continuous-time input common-mode current feedback loop; current-reused current-feedback instrumentation amplifier

# **1. Introduction**

A portable electrocardiogram (ECG) monitoring system allows for the long-term identification of an individual's heart condition for the early detection of cardiovascular disease, such as cardiac arrhythmia and heart failure. In a conventional ECG measurement configuration with three or more electrodes, an additional reference electrode or the driven-right-leg (DRL) technique is widely used to reduce power line interference (PLI) [\[1,](#page-10-0)[2\]](#page-10-1), however, in portable or wearable applications, a two-electrode configuration is preferred because of its portability and its long-term ECG monitoring ability [\[3](#page-10-2)[–6\]](#page-10-3).

The main drawback of a two-electrode configuration is that the human body is severely affected by PLI when the floated body lacks a grounded electrode [\[7\]](#page-10-4). The frequency range and dynamic range of an ECG signal are approximately from 0.05 to 100 Hz and from 1 to 10 mV, respectively [\[8\]](#page-10-5).



Considering that PLI has a frequency component of 50–60 Hz, over a few volts, the PLI can lead to serious problems in ECG monitoring. Considering that PLI has a frequency component of 50–60 Hz, over a few volts, the PLI can lead to considering that I Et has a nequency  $T_{\text{min}}$  and the generation of  $\epsilon$  of the saturation effect of the electrostatic discharge (ESD) diode is the isotheration of the electrostatic disconduction of the electrostatic disconduction of the electrostatic disco

The generation of PLI and the saturation effect of the electrostatic discharge (ESD) diode is shown in Figure [1.](#page-1-0) The PLI is mainly generated by a displacement current, I<sub>PL</sub>, through a capacitive coupling  $\alpha$ between a human body and the power line. Since the PLI can be more than a few volts, depending on<br>depending on the mismatch of an input the mismatch of skin–electrode contact impedance, the ESD diode of an input/output (I/O) pad can be turned-on turned-on state by the put in turned-on state by the put in turned-on turned-on turned-on turned-on turned-on tu put into a turned-on state by the PLI. A turned-on ESD diode makes an input CM signal reach the saturation of the supply and ground level, which means that input CM voltage is out of the saturation range of the saturation range of the input the ECG amplifier cannot amplified the ECG amplifier case, the ECG amplifier cannot amplified t input transistor of the ECG amplifier. In this case, the ECG amplifier cannot amplify the raw ECG. raw ECG.  $\frac{1}{2}$  in Figure 1. The PLI is mainly generated by a displacement current, IPL, through a capacitive  $\frac{1}{2}$ 

To solve this problem, a discrete-time PLI reduction circuit was previously reported [\[9\]](#page-11-0). However,<br>To solve this problem, a discrete-time PLI reduction circuit was previously reported [9]. However, raw ECG signal processing prior to amplification in the discrete time region requires a wider bandwidth  $\sim$ of the ECG amplifier, which has more than a few kHz. In terms of power consumption, a wider bandwidth feature leads to a shorter battery time. When the long-term use of a portable ECG monitoring<br>. device is required, this power consumption problem must be solved.

<span id="page-1-0"></span>

*50 or 60 Hz AC power line* 

**Figure 1.** Generation of power line interference (PLI) and the saturation effect of the electrostatic **Figure 1.** Generation of power line interference (PLI) and the saturation effect of the electrostatic discharge (ESD) diode. discharge (ESD) diode.

The ECG amplifier is one of the key building blocks of the current consumption, common-mode The ECG amplifier is one of the key building blocks of the current consumption, common-mode rejection ratio (CMRR), input-referred noise, and gain in an entire ECG monitoring system. For long-term monitoring of an ECG, ultra-low current consumption is essential to maintaining the function of ECG measurement. To achieve accurate ECG signal acquisition, a low enough input-referred noise and high CMRR is demanded. An instrumentation amplifier (IA) is suitable for the ECG amplifier. A capacitively coupled IA (CCIA) is widely used for high-power efficiency and low noise [10–12]. In particular, [the](#page-11-1) [cu](#page-11-2)rrent-reused CCIA can achieve a good noise efficiency factor (NEF) [13]. However, the CC[IA](#page-11-3) has a low input impedance, which can lead to excessive PLI and a lower CMRR. Since this problem degrades the ECG signal, the ECG amplifier demands a high input impedance while having low noise, a high CMRR, and ultra-low current consumption.

This paper presents a PLI reduction technique with a current-reused current-feedback IA (CFIA) for ECG recording. To prevent exceeding the saturation range of an input transistor of the current-reused CFIA by PLI, the proposed circuit implements a continuous-time input CM current-feedback loop.

The continuous-time input CM current-feedback loop consists of a CM detector, a window The continuous-time input CM current-feedback loop consists of a CM detector, a window comparator, and current sinking and sourcing blocks. The continuous-time input CM current-feedback comparator, and current sinking and sourcing blocks. The continuous-time input CM currentloop can clamp the input CM voltage to the saturation region of the input transistor of the current-reused CFIA. After the clamping procedure, the clamped input signal is amplified by the current-reused CFIA. The proposed PLI reduction circuit is also operated in the continuous-time domain, which makes the current-reused CFIA realize an ultra-low power. domain, which makes the current-reused CFIA realize an ultra-low power.

The current-reused CFIA has very high input impedance by the current-feedback topology, The current-reused CFIA has very high input impedance by the current-feedback topology, therefore, it can be robust to signal distortion. In addition, due to the structural characteristics of a fully differential difference amplifier (FDDA), a high CMRR can be achieved. To reduce low frequency noise, such as baseline wander, which is another main source of noise in ECG measurement, an alternating-current (AC)-coupled capacitive feedback loop is implemented in the measurement, an alternating-current (AC)-coupled capacitive feedback loop is implemented in the current-reused CFIA. current-reused CFIA.

The current-reused CFIA implements the inverter-based differential-difference cascode input The current-reused CFIA implements the inverter-based differential-difference cascode input stage to enable high-power efficiency. The floated class-AB biasing is merged with the input cascode stage to enable high-power efficiency. The floated class-AB biasing is merged with the input cascode stage; it enables it to achieve high  $G_m/I_d$  efficiency. The class-AB output stage in the current-reused CFIA can achieve high load-driving capability and high-power efficiency. CFIA can achieve high load-driving capability and high-power efficiency.

# **2. Circuit Implementation 2. Circuit Implementation**

A block diagram of the proposed overall structure is shown in Figure [2.](#page-2-0) The proposed overall A block diagram of the proposed overall structure is shown in Figure 2. The proposed overall circuit consists of the continuous-time input CM current-feedback loop, ECG monitoring channel, circuit consists of the continuous-time input CM current-feedback loop, ECG monitoring channel, and current/voltage (I/V) reference. As low power is an important feature in portable ECG monitoring, and current/voltage (I/V) reference. As low power is an important feature in portable ECG the proposed circuit was designed in the sub-threshold region.

<span id="page-2-0"></span>

**Figure 2.** Block diagram of the proposed overall structure. **Figure 2.** Block diagram of the proposed overall structure.

## *2.1. The Continuous-Time Input Common-Mode Current-Feedback Loop 2.1. The Continuous-Time Input Common-Mode Current-Feedback Loop*

A block diagram of the proposed continuous-time CM input current-feedback loop is shown in A block diagram of the proposed continuous-time CM input current-feedback loop is shown in Figure [3.](#page-3-0) The proposed circuit is implemented to clamp unwanted PLI in the saturation range of the Figure 3. The proposed circuit is implemented to clamp unwanted PLI in the saturation range of the input transistor, which can normally be amplified by the current-reused CFIA. The main idea of the input transistor, which can normally be amplified by the current-reused CFIA. The main idea of the proposed circuit is that the sourcing and sinking feedback current can limit the input displacement current caused by PLI if an input CM voltage is out of the bias range between bias voltages, BIAS\_P and BIAS\_N. Through this procedure, an input CM voltage including PLI is clamped. a biAS\_N. Through this procedure, an input CM voltage including I Li is clamped. proposed circuit is that the sourcing and since the single state current can via limit the input displacement of input displacement of the input displacement of the input displacement of the input displacement of the input

2.1.1. Detailed Description and Operating Principle 2.1.1. Detailed Description and Operating Principle 1. Detailed Decembries and Operating Principle.

For clamping PLI, it is essential to detect the input CM voltage. The PLI has sinusoidal 50-60 Hz For clamping PLI, it is essential to detect the input CM voltage. The PLI has sinusoidal 50–60 Hz well within the effective frequency range, including PLI components, a resistive and capacitive voltage<br>... divider is implemented as the CM detector. AC and harmonic components as the PLI is mostly non-sinusoidal. To detect the input CM voltage For clamping PLI, it is essential to detect the input CM voltage. The PLI has sinusoidal 50–60 Hz

<span id="page-3-0"></span>

Figure 3. Block diagram of the proposed continuous-time common-mode (CM) input feedback loop. current-feedback loop. feedback loop.

The operating principle of the continuous-time CM input current-feedback loop is shown in Figure [4.](#page-3-1) The  $V_{CM}$  enters the positive input of the two-window comparator. Subsequently, the  $V_{CM}$  is compared with a reference value, BIAS\_P, and BIAS\_N, which is entered as negative input. Reference values can be also chosen as the external voltage within the transistor saturation range by the  $m_{\rm H}$  must be compared outputs, VGN-P, are compared to the gate node of the negative-channel metal-channel metal-channel metal-channel metal-channel metal-channel metal-channel metal-channel metal-channel metal-channel analog mux. The compared outputs,  $V_{GN,P}$ , are connected to the gate node of the negative-channel metal-oxide semiconductor (NMOS) (M1, M2) and the positive-channel metal-oxide semiconductor<br>(PMOS) (PMOS) (PMOS) (M3, M4). (M3, M4).

<span id="page-3-1"></span>

**Figure 4. Figure 4.**  Operating principle of the continuous-time CM input current-feedback loop. Operating principle of the continuous-time CM input current-feedback loop.

If  $V_{CM}$  is over BIAS\_P, the feedback sinking current from the NMOS flows into ECG input nodes, ECG\_INP and ECG\_INN, which leads to  $I_{F1-2}$  limitation so that  $V_{CM}$  is the same BIAS\_P.

Likewise, if  $V_{CM}$  is under BIAS\_N, the feedback sourcing current from PMOS limits  $I_{F3-4}$  so that  $V_{CM}$  is the same BIAS\_N. In the case that  $V_{CM}$  is in a range between BIAS\_P and BIAS\_N, each  $V_{GP,N}$ is determined to ground and supply voltage, which means that all transistors are in the "off" state and cannot flow input feedback current.

The  $I_{F1-4}$  can be varied by the skin–electrode contact impedance, dry electrode impedance, and a measurement environment. If  $I_{F1-4}$  are larger than the feedback current,  $V_{CM}$  cannot be clamped by the proposed feedback loop and can be saturated to supply rails. To prevent the saturation by a large  $I_{F1-4}$ , the feedback currents of the proposed feedback loop are controlled by programmable  $R_F$  between 11 K $\Omega$  and 1.3 M $\Omega$ .

Assuming the M1-4 is ideal and has the same transconductance, the transconductance of the output current feedback loop,  $GM_F$ , is expressed using the following equation:

$$
GM_F = \frac{gm_{M1-4}}{1 + R_F \times gm_{M1-4}}.
$$
\n(1)

According to Equation (1),  $GM_F$  can be changed using programmable  $R_F$ , which means that the feedback current can be adjusted by the  $R_F$ . For example, assuming  $gm_{M1-4}$  is 50  $\mu A/V$ , the GM<sub>F</sub> can change from 0.7  $\mu$ A/V to 32.3  $\mu$ A/V. If the maximum absolute value of I<sub>F1-4</sub> is 3  $\mu$ A, the small signal of V<sub>SGP</sub> and V<sub>GNS</sub> is 0.5 V and the R<sub>F</sub> is 14.3 kΩ, and the maximum absolute feedback current is 3.07 µA, which can lead to limiting  $I_{F1-4}$  accordingly.

Good matching of the feedback current is important. If there is a large discrepancy in the feedback current, unwanted differential-mode (DM) components may occur and adversely affect the input signal. Therefore, a careful layout is demanded for the feedback current generator.

Since all of this clamping process of the input CM voltage is part of the continuous-time domain operation, it is not necessary for the ECG amplifier to have a wide bandwidth of more than several kHz.

An input buffer is utilized to isolate electrode impedance and the proposed circuit. The isolation between the electrode and the proposed circuit prevents the loading effect, which can cause signal distortion.

#### 2.1.2. Buffer and Window Comparator

A schematic of an amplifier utilizing a buffer and window comparator is shown in Figure [5.](#page-5-0)

The amplifier is implemented in three stages in terms of the input range, driving CM detector, and high enough gain. Since the input CM signal can be over the supply rail, the buffer and window comparator must have a wide input range. For this reason, the rail-to-rail input stage is implemented.

In the case of the input buffer, the input buffer must drive the CM detector, and the open-loop gain should be large for high buffer linearity. To gain a heavy load driving capability and high open-loop gain, folded cascode stage merged floated class-AB biasing and a class-AB output stage are implemented.

The phase margin is the key feature in terms of the stability of an amplifier. In the case of a three-stage amplifier, the number of poles is increased, which leads to difficulties in achieving enough phase margin. Since nested miller compensation (NMC) can be a good solution in this case, NMC is implemented in the amplifier.

<span id="page-5-0"></span>

**Figure 5.** Schematic of the amplifier utilizing a buffer and window comparator. **Figure 5.** Schematic of the amplifier utilizing a buffer and window comparator. **Figure 5.** Schematic of the amplifier utilizing a buffer and window comparator.

## *2.2. ECG Monitoring Channel 2.2. ECG Monitoring Channel*

A block diagram of the input high pass filter (HPF) and the current-reused CFIA is shown in A block diagram of the input high pass filter (HPF) and the current-reused CFIA is shown in Figure [6.](#page-5-1) The input HPF is implemented to reduce the baseline wander. Since baseline wander  $\frac{1}{\sqrt{1-\frac{1$ has a low-frequency noise of less than 1 Hz, the input HPF should be designed to have a cutoff frequency of several Hz, demanding a very large resistance. Considering the HPF design in terms of area, a pseudo-resistor is used in the input HPF due to the fact that it is much less than the area of consumption when compared with a passive resistor with the same resistance value. The input HPF also determines the input reference voltage, VREF. also determines the input reference voltage, VREF. *2.2. ECG Monitoring Channel*  low-frequency holid of less than 1 Hz, the input HPF should be designed to have a cut-

<span id="page-5-1"></span>

**Figure 6.** Block diagram of the input high pass filter (HPF) and current-reused current-feedback instrumentation amplifier (CFIA).

The current-reused CFIA has a very high input impedance (more than  $10 \text{ G}\Omega$ ) as the CFIA topology receives the input signal as a gate oxide of the input transistor. It is about 20 times larger than to GFIA the CCIA [\[11\]](#page-11-4). Due to the very high input impedance, it is possible for the proposed CFIA to achieve a<br>... ... ... high CMRR and to prevent signal distortion. achieve a high CMRR and to prevent signal distortion. topology receives the input signal as a gate oxide of the input transistor. It is about 20 times larger

The current-reused CFIA also adopts the AC-coupled capacitive feedback loop connected to The current-reused CFIA also adopts the AC-coupled capacitive feedback loop connected to the the fully differential difference amplifier (FDDA). The capacitive feedback is not only amplification, but also has an HPF function, which can help to eliminate the residual baseline wander. The lower cutoff frequency of the feedback loop is controlled by the voltage of current bias, PESUDO\_CONT, frequency of the feedback loop is controlled by the voltage of current bias, PESUDO\_CONT, connected to the gate of the tunable pseudo resistor. connected to the gate of the tunable pseudo resistor.

Assuming the FDDA is ideal, the closed-loop gain by the capacitive feedback is expressed using Assuming the FDDA is ideal, the closed-loop gain by the capacitive feedback is expressed using the following equation: the following equation:

closed loop gain 
$$
\approx \frac{2 \times C_{A2}}{C_{A1}} + 1.
$$
 (2)

The FDDA in the Current-Reused CFIA

A detailed schematic of the FDDA in the current-reused CFIA is shown in Figure [7.](#page-6-0)  $T$  in the FDD in the Current-

The current-reused CFIA adopts an inverter-based differential-difference cascode input stage combined with floating class-AB biasing. To gain the driving capability of the capacitive feedback load and a wide output range with high-power efficiency, a class-AB output stage is implemented. To ensure to stability, NMC is adopted. In the fully differential output structure, the output CM voltage should be V<sub>REF</sub> to enable a high CMRR and a wide output range. To maintain the output CM voltage at V<sub>REF</sub>, a common-mode feedback (CMFB) circuit is adopted. value so  $v_{\text{REF}}$  to enable a high contribution of  $\alpha$  and a wide output range. To maintain the output can remay

<span id="page-6-0"></span>

Figure 7. Detailed schematic of the fully differential difference amplifier (FDDA) in the current-reused CFIA.

sources  $MP_{5-6}$  and  $MN_{5-6}$ . After biasing, the trans-conductances of the stacked NMOS and PMOS differential input pair are merged, which leads to amplification of the input signal with high  $\text{G}_\text{m}/\text{I}_\text{d}$ efficiency. In addition, the cascode amplifiers MN and  $\overline{P_{7-10}}$  are implemented to obtain high open-loop gain by increasing the impedance at nodes A–D. Assuming symmetric elements have the same small  $\alpha$  parameter the impedance at nodes  $\Lambda$ –D is briefly expressed using the following soustions signal parameter, the impedance at nodes A–D is briefly expressed using the following equation: The inverter-based differential-difference cascode input stage is cooperatively biased by the current

$$
R_{A-D} \approx \frac{gm_{p11}}{gm_{n11}} \times \frac{gm_{p,n7} \times r_{op,n1} \times r_{op,n7}}{2}.
$$
 (3)

When  $gm_{P11} = gm_{N11}$ , Equation (3) can be re-expressed as the following equation:

$$
R_{A-D} \approx \frac{gm_{p,n7} \times r_{op,n1} \times r_{op,n7}}{2}.
$$
 (4)

Equation (4) shows that the cascode amplifier leads to an increase in the impedance of nodes A–D. Equation (4) shows that the cascode amplifier leads to an increase in the impedance of nodes A– To express the closed-loop gain using open-loop gain, the feedback input voltage vinp\_fk and vinn\_fk can be expressed by the following equation using Equation (2):

$$
vinp_{fk} - vinn_{fk} = -\frac{C_{A1}}{2C_{A2} + C_{A1}} \times (oup - outn)
$$
\n(5)

$$
A_{FC} = \frac{\text{vinp}_{fk} - \text{vinn}_{fk}}{\text{output} - \text{outn}} = -\frac{C_{A1}}{2C_{A2} + C_{A1}}.
$$
 (6)

Using Equation (6), Equation (2) is briefly re-expressed using following equation: Using Equation (6), Equation (2) is briefly re-expressed using following equation:

closed loop gain = 
$$
\frac{\left(gm_{p1} + g m_{n1}\right) \times \left(gm_{p13} + g m_{n13}\right) \times r_{o13} \parallel r_{o14} \times R_A \parallel R_B}{1 - A_{FC} * \left(gm_{p1} + g m_{n1}\right) \times \left(gm_{p13} + g m_{n13}\right) \times r_{o13} \parallel r_{o14} \times R_A \parallel R_B}.
$$
 (7)

# **3. Simulation Results 3. Simulation Results**

# *Simulated Results Using the Equivalent Circuit Model for a Dry Electrode–Skin Interface Simulated Results Using the Equivalent Circuit Model for a Dry Electrode–Skin Interface*

<span id="page-7-0"></span>A photograph of the layout of the proposed circuit is shown in Figure [8.](#page-7-0) The proposed circuit was<br>
A photograph of the layout of the proposed circuit is shown in Figure 8. The proposed circuit was designed using 0.18-μm bipolar-complementary metal semiconductor–double-diffused metal oxide<br>was designed using 0.18-μm bipolar-complementary metal semiconductor–double-diffused metal oxide semiconductor (BCDMOS) technology. The active area of the proposed circuit is  $1.8 \text{ mm}^2$ .



**2.46 mm**

**Figure 8.** A photograph of the layout of the proposed circuit. **Figure 8.** A photograph of the layout of the proposed circuit.

A simulation of the setup for ECG monitoring that considers dry electrode–skin contact is shown A simulation of the setup for ECG monitoring that considers dry electrode–skin contact is shown in Figure [9.](#page-8-0) For simulation of the ECG monitoring, an ECG/PLI signal generator, a capacitive coupling in Figure 9. For simulation of the ECG monitoring, an ECG/PLI signal generator, a capacitive coupling for PLI, and an equivalent circuit model of the dry electrode–skin interface were used [14]. The word for PLI, and an equivalent circuit model of the dry electrode–skin interface were used [\[14\]](#page-11-5). The word "subcutan" expressed in Figur[e 9](#page-8-0) is a shortened form of "subcutaneous".

The simulated total power consumption is 18 μW and the current-reused CFIA consumes only The simulated total power consumption is 18 µW and the current-reused CFIA consumes only 185 nA. 185 nA.

<span id="page-8-0"></span>

Figure 9. Simulated setup for ECG monitoring considering dry electrode-skin contact.

Simulated results of the transient response at the ECG input and the differential output with and without the proposed PLI reduction circuit are shown in Figure [10.](#page-8-1) The gain of the current-reused CFIA is 40.55 dB. Figure [10a](#page-8-1) shows the raw ECG signal, including PLI with or without the proposed PLI reduction circuit. Without the proposed PLI reduction circuit, the saturation effect of the ECG input is caused by the PLI through the ESD diode. input is caused by the PLI through the ESD diode. input is caused by the PLI through the ESD diode.

However, with the proposed PLI reduction circuit, the ECG input is clamped with BIAS\_P and BIAS\_N, and the saturation effect does not occur. Figure [10b](#page-8-1) shows the amplified ECG signal by the current-reused CFIA according to the presence or absence of the proposed PLI reduction circuit. Abnormal ECG amplification occurs when the proposed PLI reduction circuit does not exist, but if the the proposed PLI reduction circuit does exist, normal ECG amplification is possible. proposed PLI reduction circuit does exist, normal ECG amplification is possible.

Simulated results of the input-referred noise of the current-reused CFIA are shown in Figure [11.](#page-9-0) The input-referred root mean square (RMS) noise of the current-reused CFIA has 2.68  $\mu V_{RMS}$  with the 107 Hz of bandwidth. 107 Hz of bandwidth.

<span id="page-8-1"></span>

Figure 10. Simulated results of the transient response at the ECG input and output node before and after PLI clamping: (a) the ECG input voltage including PLI, (b) the output differential voltage amplified by the current-reused CFIA.

<span id="page-9-0"></span>

**Figure 11.** Simulated results of the input-referred noise of the current-reused CFIA. **Figure 11.** Simulated results of the input-referred noise of the current-reused CFIA.

<span id="page-9-1"></span>Simulated results of the CMRR of the current-reused CFIA are shown [in](#page-9-1) Figure 12. The Simulated results of the CMRR of the current-reused CFIA are shown in Figure 12. The measured CMRR is above 105 dB, and the mid-band gain measures  $40.5$  dB with a bandwidth of 107 Hz. Simulated results of the CMRR of the current-reused CFIA are shown in Figure 12. The measured



current-reused CFIA. **Figure 12.** Simulated results of the gain and common-mode rejection ratio (CMRR) of the

<span id="page-9-2"></span>A performance summary and comparison of the proposed circuit is shown in Table 1. A performance summary and comparison of the proposed circuit is shown in Table [1.](#page-9-2)

**Table 1.** Performance summary and comparison. **Table 1.** Performance summary and comparison.

	Parameter	This Work	<b>Ref.</b> [9]	<b>Ref.</b> [10]	Ref. [11]	<b>Ref.</b> [13]
	Supply voltage	1.8V	1.2V	1 <sub>V</sub>	$1.3 - 1.8$ V	2V
	Technology	$0.18 \mu m$	$0.18 \mu m$	$0.065 \mu m$	$0.18 \mu m$	$0.35 \mu m$
	Power consumption	$18 \mu W$	27.8 µW	$2.1 \mu W$	680 nA	320 nW
	PLI limiting	Yes	Yes	No.	No.	N <sub>o</sub>
	Type	<b>CFIA</b>	<b>CCIA</b>	<b>CCIA</b>	<b>CCIA</b>	<b>CCIA</b>
	Input impedance	$>10$ GO $^1$		$20-80$ M $\Omega$	$>400$ M $\Omega$	$20 \text{ M}\Omega$
	Current consumption	$185 \text{ nA}$	$\overline{\phantom{a}}$	$2.1 \mu A$	$150 \text{ nA}$	$160 \text{ nA}$
	Mid-band gain	$40.5$ dB	35 dB	40 dB		39.8 dB
IΑ	Bandwidth	$107$ Hz	$100$ Hz	$100$ Hz	130 Hz	$200$ Hz
	Input-referred RMS	$2.68 \mu V_{RMS}$	$5.05 \mu V_{RMS}$	$6.7 \mu V_{RMS}$	$4.9 \mu V_{RMS}$	$2.05 \mu V_{RMS}$
	noise	$(1-108 Hz)$	$(1-100 Hz)$	$(0.5-100 \text{ Hz})$	$(1-130 Hz)$	$(0.1 - 10$ kHz)
	<b>CMRR</b>	$>105$ dB	68dB	100-110 dB	90 dB	$>65$ dB
	NEF <sup>2</sup>	4.28		37.3		2.26
Estimated gate oxide impedance, $^2$ NEF = Vni * $\sqrt{(2 \cdot 1 \cdot \text{tot}/\pi \cdot \text{UT} \cdot 4 \cdot \text{F} \cdot \text{BW})}$ .						

### **4. Discussion**

As mentioned in the introduction, the PLI is mainly generated by the displacement current between a human body and an AC power line. If a mismatch exists between the contact impedance of two skin electrodes, a potential divider effect occurs. The difference in impedance between the skin electrodes converts the PLI into an unwanted DM component. In this case, not even an amplifier with an infinitely high CMRR will make any difference. To minimize this problem, a user should carefully consider a skin–electrode contact impedance between electrodes.

### **5. Conclusions**

This paper proposes a power line interference reduction technique with a current-reused current-feedback instrumentation amplifier for ECG recording. The proposed PLI reduction circuit can be a solution to prevent abnormal amplification of ECG amplifiers by ESD diode saturation caused by excessive PLI. As the proposed PLI reduction circuit clamps the input CM voltage within the saturation range of the amplifier's input transistor, the proposed ECG monitoring circuit can be robust to an excessive PLI. Also, the proposed current-reused CFIA has a higher input impedance (10  $G\Omega$ ) compared with the CCIA used for conventional ECG monitoring, so it is robust against signal distortion. The proposed current-reused CFIA achieves a CMRR of over 105 dB. The input-referred RMS noise with a bandwidth of 107 Hz and NEF achieves 2.68  $\mu V_{RMS}$  and 4.28, respectively. The proposed overall circuit is designed with BCDMOS technology and the total power consumption and active area are 18  $\mu$ W and 1.8 mm<sup>2</sup>, respectively.

**Author Contributions:** Conceptualization and supervision, H.K. (Hyoungho Ko); investigation and writing—original draft preparation, D.Y.; writing—review and editing, H.H., H.K. (Hyungseup Kim), Y.K., and S.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was supported by the Practical technology development medical microrobot Program (R&D Center for Practical Medical Microrobot Platform, HI19C0462) funded by the Ministry of Health and Welfare (MOHW, Korea) and the Korea Health Industry Development Institute (KHIDI, Korea).

**Acknowledgments:** The EDA tool was provided by the IC Design Education Center (IDEC), Korea.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### **References**

- <span id="page-10-0"></span>1. Winter, B.B.; Webster, J.G. Driven-right-leg circuit design. *IEEE Trans. Biomed. Eng.* **1983**, *BME-30*, 62–66. [\[CrossRef\]](http://dx.doi.org/10.1109/TBME.1983.325168) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/6826188)
- <span id="page-10-1"></span>2. Wong, A.; Pun, K.P.; Zhang, Y.T.; Choy, C.S. An ECG measurement IC using driven-right-leg circuit. In Proceedings of the 2006 IEEE International Symposium on Circuits and Systems, Island of Kos, Greece, 21–24 May 2006; p. 4.
- <span id="page-10-2"></span>3. Richard, E.; Chan, A.D.C. Design of a gel-less two-electrode ECG monitor. In Proceedings of the 2010 IEEE International Workshop on Medical Measurements and Applications, Ottawa, ON, Canada, 30 April–1 May 2010; pp. 92–96.
- 4. Thakor, N.V.; Webster, J.G. Ground-Free ECG Recording with two Electrodes. *IEEE Trans. Biomed. Eng.* **1980**, *BME-27*, 699–704. [\[CrossRef\]](http://dx.doi.org/10.1109/TBME.1980.326595) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/7461645)
- 5. Le, T.; Han, H.; Hoang, T.; Nguyen, V.C.; Nguyen, C.K. A low cost mobile ECG monitoring device using two active dry electrodes. In Proceedings of the 2016 IEEE Sixth International Conference on Communications and Electronics (ICCE), Ha Long, Vietnam, 27–29 July 2016; pp. 271–276.
- <span id="page-10-3"></span>6. Yan, L.; Cho, N.; Yoo, J.; Kim, B.; Yoo, H. A two-electrode 2.88nJ/conversion biopotential acquisition system for portable healthcare device. In Proceedings of the 2008 IEEE Asian Solid-State Circuits Conference, Fukuoka, Japan, 3–5 November 2008; pp. 329–332.
- <span id="page-10-4"></span>7. Daniel, *T.D.; Neagu, M. Cancelling Harmonic Power Line Interference in Biopotentials. In <i>Compendium of New Techniques in Harmonic Analysis*; BoD—Books on Demand: Norderstedt, Germany, 2018; p. 19.
- <span id="page-10-5"></span>8. Saritha, C.; Sukanya, V.; Murthy, Y.N. ECG signal analysis using wavelet transforms. *Bulg. J. Phys.* **2008**, *35*, 68–77.
- <span id="page-11-0"></span>9. Koo, N.; Cho, S. 22.4 A 27.8 µW Biopotential Amplifier Tolerant to 30Vpp Common-Mode Interference for Two-Electrode ECG Recording in 0.18 µm CMOS. In Proceedings of the 2019 IEEE International Solid- State Circuits Conference—(ISSCC), San Francisco, CA, USA, 17–21 February 2019; pp. 366–368.
- <span id="page-11-1"></span>10. Fan, Q.; Sebastianen, F.; Huijsing, H.; Makinwa, K. A 2.1 µW area-efficient capacitively-coupled chopper instrumentation amplifier for ECG applications in 65 nm CMOS. In Proceedings of the 2010 IEEE Asian Solid-State Circuits Conference, Beijing, China, 8–10 November 2010; pp. 1–4.
- <span id="page-11-4"></span>11. Yan, L.; Harpe, P.; Pamula, V.R.; Osawa, M.; Harada, Y.; Tamiya, K.; Hoof, C.V.; Yazicioglu, R.F. A 680 nA ECG Acquisition IC for Leadless Pacemaker Applications. *IEEE Trans. Biomed. Circuits Syst.* **2014**, *8*, 779–786. [\[CrossRef\]](http://dx.doi.org/10.1109/TBCAS.2014.2377073) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/25546862)
- <span id="page-11-2"></span>12. Komensky, T.; Jurcisin, M.; Ruman, K.; Kovac, O.; Laqua, D.; Husar, P. Ultra-wearable capacitive coupled and common electrode-free ECG monitoring system. In Proceedings of the 2012 Annual International Conference of the IEEE Engineering in Medicine and Biology Society, San Diego, CA, USA, 28 August–1 September 2012; pp. 1594–1597.
- <span id="page-11-3"></span>13. Zhang, J.; Zhang, H.; Sun, Q.; Zhang, R. A Low-Noise, Low-Power Amplifier with Current-Reused OTA for ECG Recordings. IEEE Trans. *Biomed. Circuits Syst.* **2018**, *12*, 700–708. [\[CrossRef\]](http://dx.doi.org/10.1109/TBCAS.2018.2819207) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/29877832)
- <span id="page-11-5"></span>14. Muhlsteff, J.; Such, O. Dry electrodes for monitoring of vital signs in functional textiles. In Proceedings of the 26th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, San Francisco, CA, USA, 1–5 September 2004; Volume 1, pp. 2212–2215.

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://[creativecommons.org](http://creativecommons.org/licenses/by/4.0/.)/licenses/by/4.0/).