Abstract: The preparation of thin-film transistors (TFTs) using ink-jet printing technology can reduce the complexity and material wastage of traditional TFT fabrication technologies. We prepared channel inks suitable for printing with different molar ratios of their constituent elements. Through the spin-coated and etching method, two different types of TFTs designated as depletion and enhancement mode were obtained simply by controlling the molar ratios of the InGaZnO channel elements. To overcome the problem of patterned films being prone to fracture during high-temperature annealing, a stepped annealing method is proposed to remove organic molecules from the channel layer and to improve the properties of the patterned films. The different interfaces between the insulation layers, channel layers, and drain/source electrodes were processed by argon plasma. This was done to improve the printing accuracy of the patterned InGaZnO channel layers, drain, and source electrodes, as well as to optimize the printing thickness of channel layers, reduce the defect density, and, ultimately, enhance the electrical performance of printed TFT devices.

Keywords: thin-film transistor; ink-jet printing; plasma treatment; annealing

1. Introduction

In recent years, thin-film transistors (TFTs) have been widely used in large-scale functional integrated circuits owing to their small size, low power consumption, and good thermal stability [1–5]. This has triggered many studies into transistor materials that can exhibit a good electrical performance with regard to their mobility and on–off current modulation [6]. In recent years, the main direction of this research has been oriented toward new structural designs and channel semiconductor active materials for organic transistors [7–9] and metal oxide transistors [2,10–13]. Metal oxide transistors have some advantages regarding environmental stability and large operating voltage compared with organic transistors and have thus become a promising class of TFT active layer materials [14,15]. And metal oxide TFTs have been reported to be used in display [16], nonvolatile memory [17], and photodetector fields [18].

Among these oxide semiconductor active layers, ZnO-based thin-film transistors, in particular, such as ZnO [19–21], InZnO [22–24], ZnSnO [25–27], and InGaZnO [28–30], have become the focus of research. Of these, amorphous oxides based on heavy metals with the electronic configuration \((n-1)d^{10}ns^0\) (\(n \geq 4\)) are particularly promising for use as high-performance TFT channel materials [31–33]. Recently, Zhang et al. reported nitrate-complex solution-processed metal oxide TFTs by doping both the In2O3 semiconductor and Al2O3 gate dielectric with boron [34]. For the structures of the channel, a corrugated heterojunction channel structure was proposed and developed by Lee et al. to achieve high mobility, low leakage current, and stable InSnZnO/InGaZnO TFTs [35]. In particular, studies into the mobility, stability, and transmittance of amorphous InGaZnO channel layers as proposed by Hosono and his co-worker group have led to InGaZnO TFTs becoming the
primary focus of this type of research [11]. The saturation mobility and on/off ratio ($I_{on}/I_{off}$) of the conventional annealed (600 °C) solution-processed InGaZnO TFTs were reported as 6.41 cm$^2$V$^{-1}$s$^{-1}$ and 3.9 × 10$^7$, respectively [36]. The InGaZnO TFTs by combustion method (300 °C) could achieve mobility of 2.82 cm$^2$V$^{-1}$s$^{-1}$ and $I_{on}/I_{off}$ of 4.0 × 10$^3$ [37]. The carrier concentration of InGaZnO can be controlled at a low level, which is important for TFTs to operate. Moreover, Ga serves as the suppressor and stabilizer to suppress the generation of oxygen vacancies and decreases the free electron concentration, because Ga–O bonds are much stronger than In–O and Zn–O bonds [38].

However, current, mature preparation processes for TFTs rely on lithography to obtain patterned thin films [39–41], but this requires many complicated preparation steps, such as repeated exposure, development, and etching. By contrast, the introduction of inkjet printing technology to prepare devices has the advantage of creating a simple process with less material waste that is environmentally friendly and enables easy, large-scale production [42–46]. The first report of inkjet-printed metal oxide TFTs was given by Chang et al. [47]. However, there are some issues to overcome, such as the poor precision in patterning these thin films, the annealing of the patterned films, and interface defects caused by the adopted printing method. In this study, we, therefore, present a stepped annealing process that can form a complete and undamaged patterned InGaZnO channel layer even after annealing treatment at 550 °C. We also took advantage of a solution method to regulate the type of TFT device created by changing the molar ratios of the elements in the channel ink via the spin-coated and etching method. And we investigated the use of plasma treatment to improve the printing accuracy of the channel layer and to reduce the interface defect density between the drain/source electrodes and the patterned channel layer to achieve a reduction of the threshold voltage ($V_T$).

2. Materials and Methods

2.1. Preparation of Composite Films

The preparation process of printed InGaZnO TFTs is shown in a schematic diagram (Figure 1). First, we used a Si wafer with a SiO$_2$ thickness of 285 nm from HEFEI KEJING Materials Tech Co., Ltd. (Hefei, China) as the bottom gate and insulation layer for the TFT devices. Additionally, colloidal precursors were prepared from indium nitrate [In(NO$_3$)$_3$], gallium nitrate [Ga(NO$_3$)$_3$], and zinc acetate [Zn(CH$_3$COO)$_2$] dissolved in 5 mL of methyl glycol to achieve InGaZnO solutions with indium, gallium, and zinc molar ratios of 6:1:3, 5:1:4, 3:1:6, and 2:1:7. These mixtures were each separately injected into a flask heated by an oil bath (150 °C) with magnetic stirring. Then 1.2 mL of ethanolamine and 300 µL of glacial acetic acid were successively injected into the precursor solution to act as stabilizers. The reaction mixtures were further refluxed at 150 °C for 1 h and then allowed to cool to room temperature and aged for 24 h. The silver nanoparticle printing inks that were used as the raw materials for the drain and source electrodes were purchased from SIJ Technology, Inc. (Ibaraki, Japan). In addition, we adopted a TFT structure with a bottom gate and top contact (drain and source electrodes) as this structure is suitable for ink-jet printing.

![Figure 1](image_url) 

**Figure 1.** Schematic diagram of the procedures for fabricating a printed InGaZnO TFT. The nozzle was filled with the InGaZnO solution, forming a patterned layer with a thickness of 30 to 120 nm. Then, after annealing, the nozzle containing the solution of silver nanoparticles formed the 60 to 80 nm source and drain electrodes on the semiconductor layers.
Next, the InGaZnO solution was filtered through a percolating filter with a diameter of 0.2 μm and then inhaled by a 10 μm Sonoplot (Middleton, WI, USA) nozzle with capillary force for 5 s. The nozzle was then placed on the substrate surface. The width of the lines formed on the Si/SiO₂ substrate was about 40 μm, so the spacing of the printed lines in the program needs to be set to 40 μm. The thickness of one printed layer is about 30 nm in this way. Subsequently, the printed InGaZnO channel layer needs to be cured at 100 °C for 10 min and annealed to remove any organic impurities present. We adopted the method of stepped annealing in an air atmosphere with a heating rate of 5 °C/min. The preannealing temperature of the patterned film was set to 120 °C for an annealing time of 1 h, with a transition annealing step at 450 °C for 1 h, and finally annealing for 1 h at 550 °C. The drain and source electrodes were prepared on the InGaZnO channel layer with a 210 V printing voltage, 2 mm/s printing speed, 40 μm distance between the tip and the channel layers. The width of printed lines was 10 μm, and the thickness of resulting electrodes was 60 to 80 nm with a 3 μm nozzle. The printed electrodes were then annealed at 200 °C for 30 min to remove the organics that had coated the silver nanoparticles.

2.2. Characterization

The microstructures of patterned channel layers were observed using an optical microscope (Carl Zeiss, AxioScope A1, Oberkochen, Germany). The contact angle between the printing ink and substrates was acquired using a contact angle tester (KRüSS, DSA25, Hamburg, Germany). Output and transfer curves of TFTs were measured by a semiconductor parametric instrument (Keysight, B1500A, Santa Rosa, CA, USA). Patterned channel layers and drain/source electrodes were, respectively, prepared by inkjet printing instruments (Sonoplot-Microplotter II and SIJ-S0500A, Santa Rosa, CA, USA).

3. Results and Discussion

Different molar ratios of the elements of the InGaZnO in the channel layers were spun onto the Si/SiO₂ substrates and then annealed at 550 °C (InGaZnO layers with different molar ratios were about 40 ± 5 nm thickness and 0.8 ± 0.2 nm roughness), lithographed, and then finally, metal aluminum was evaporated to create the drain and source electrodes on the channel layers. Figure 2a–d shows the drain current versus the drain–source voltage (I_DS–V_DS) output characteristics of the InGaZnO TFTs. The curves show typical n-type transistor performance with a clear transition from linear to saturation behavior with the different element molar ratios of the InGaZnO channel layers. It can be found that the current in the saturation region decreases with the decrease of indium mole ratio. The reason is that the increase of indium in the InGaZnO channel layers can lead to a large number of oxygen vacancies and interstitial indium, which can reduce the resistivity of the films. So the carrier concentration of InGaZnO with a ratio of 6:1:3 cannot be controlled at a low level, which is not good for the TFT to control the current. For other TFTs with different element molar ratios, the increase of V_DS produced a reverse inhibition current and caused the I_SD to decrease in the saturation region. Figure 2e exhibits the typical transfer curves I_SD–V_G at V_SD = 30 V; it can be seen that the I_on/I_off was significantly enhanced along with a gradual decrease of the molar proportion of indium because a smaller percentage of Indium in InGaZnO resulted in a decrease of the off current [38]. Although the increase of the proportion of indium enhances the mobility of the channel layer, the I_off of the TFT still retains a relatively high value in the off state, which will affect the stability and the ability to resist noise signal interference of the TFT devices. Figure 2f plots (I_SD)¹/² versus V_G at V_SD = 30 V; the saturation mobility of 0.172, 0.037, 0.035, and 0.027 cm²·V⁻¹·s⁻¹ was derived from a linear fit to the plot of the square root of I_SD versus V_G with ratios of 6:1:3, 5:1:4, 3:1:6, and 2:1:7. The value of V_T is estimated by extrapolating the linear portion of the curve. It was found that the V_T of InGaZnO channel layer TFTs differs for different element molar ratios. In addition, the V_T of the TFTs with element molar ratios of 6:1:3 and 5:1:4 was negative (V_T of −3.8 and −2.8 V, respectively), while the V_T of the transistors with ratios of 3:1:6 and 2:1:7 was positive (V_T of 8.6 and 12 V, respectively). Appreciable drain current flows at a gate voltage of 0 V, as can be seen in Figure 2a,b. Thus, depletion mode and enhancement
mode TFTs can be obtained simply through controlling the molar ratios of the channel elements. There into the gate leakage remained on the magnitude of nanoampere for the TFTs with different element molar ratios, which will not affect the test results. To obtain TFTs with better electrical performances, the elemental molar ratio of 2:1:7 for In:Ga:Zn in the InGaZnO channel layers was selected for the following printing and discussions owing to the higher $I_{on}/I_{off}$ value (~3.1 × 10⁴).

To fabricate TFT devices via printing, Si/SiO₂ substrates were treated with argon plasma cleaning to remove surface impurities and adsorbed functional groups, and to improve the wetting of the ink onto the substrate. Wetting properties played an important role in the final pattern of the solute deposit [48]. As shown in Figure 3a, a microscope image of the contact angle between the InGaZnO printing ink and the Si/SiO₂ substrate without argon plasma treatment shows a large angle of ~38.8°, which means that the wetting of the ink was not good enough to form a continuous patterned line. Microscope images of the contact angle after an argon plasma treatment for either 10 or 30 min are shown in Figure 3b,c, respectively. In Figure 3b, it can be observed that the contact angle between the InGaZnO ink and the Si/SiO₂ substrate is significantly reduced (contact angle of ~14.3°), which indicates that the wetting of the ink onto the substrate has been improved. However, when the duration of the plasma process is increased, the contact angle between the ink and substrate does not obviously change (Figure 3c). Thus, by argon plasma treating the Si/SiO₂ substrates for 10 min, patterned InGaZnO channel layers of different sizes can be obtained based on previous designs, as shown in Figure 3d–f.

![Figure 2. (a,d) Output characteristics of InGaZnO thin-film transistors (TFTs) with different molar ratios of the elements, namely In:Ga:Zn ratios of 6:1:3 (a), 5:1:4 (b), 3:1:6 (c), and 2:1:7 (d). (e,f) Transfer characteristics of the InGaZnO TFTs. The channel length, width, and thickness of the above TFTs are about 60 µm, 300 µm, and 40 nm, respectively.](image-url)
Next, the printed patterned InGaZnO channel layers needed to be annealed to remove organic impurities. The solution-processed channel layers required high-temperature annealing at 400 to 600 °C for metal oxide TFT devices [49,50]. However, after an hour of conventional annealing at 550 °C in air atmosphere, the patterned channel layers were observed to be severely ruptured, as shown in Figure 4a. Conventional annealing increased from room temperature directly to 550 °C with the heating rate of 5 °C/min. This was caused by rapid curing of the surface of the patterned channel layer, without curing the internal components; thus, when the temperature was increased, the surface cracked owing to gas generated from the annealing of the internal solution. Here, we propose a stepped annealing method for annealing the channel layer that includes curing the layer for 1 h at a temperature lower than the boiling point of the ink’s solvent, followed by a transition annealing temperature of 450 °C for 1 h, and subsequent annealing at 550 °C for 1 h. After the stepped annealing treatment, the surface of the patterned channel layer was unbroken, as shown in Figure 4b. This is required for the subsequent deposition of the drain and source electrodes onto the patterned InGaZnO channel layers. Meanwhile, the scanning electron microscopy (SEM, JSM-7610F, JEOL, Tokyo, Japan) images and energy-dispersive X-ray spectroscopy (EDS, X-Max 50, Oxford, Abingdon, UK) element mapping of InGaZnO channel layer after traditional annealing and stepped annealing are shown in Figure 4c,d. It was found that indium, gallium, and zinc elements are evenly distributed in the InGaZnO patterned films. After annealing, the atomic percentages of indium, gallium, and zinc were 0.179%, 0.077%, and 0.744%, respectively, which were similar to the proportion of elements in InGaZnO printing ink.

For comparison, we prepared two channel layers with different thicknesses by controlling the amount of ink printed onto the substrates. We then printed drain and source electrodes covering the surface of the channel layer and controlled the channel length to 60 µm to build TFT devices. In Figure 5a,b, the transition from the linear to the saturation regime and a good regulating effect on the source–drain current are observable in the output characteristics of the TFTs with the InGaZnO patterned channel layer thicknesses of 30 and 120 nm under different gate voltages. We found that the TFTs with thinner channel layers could achieve more drain current because, in the thinner channel, a shorter path would obviously form for carriers, resulting in lower serial resistance and consequently higher drain current [51]. The $I_{on}/I_{off}$ value of the TFT with the 30-nm-thick InGaZnO channel layer ($\sim 2.0 \times 10^{4}$) was significantly higher than that of the TFT with the 120-nm-thick channel layer ($\sim 1.9 \times 10^{3}$) at $V_{SD} = 30$ V, as shown in Figure 5c. Furthermore, the $V_{T}$ of 12.3 V and the saturation mobility of 0.323 cm²·V⁻¹·s⁻¹ of the TFT with the 30-nm-thick InGaZnO channel layer and that of the TFT with the 120-nm-thick channel layer ($\sim 11.2$ V and 0.012 cm²·V⁻¹·s⁻¹) at $V_{SD} = 30$ V were derived from Figure 5d. Gallium serves as the suppressor and the stabilizer to suppress the generation of oxygen vacancies because Ga–O bonds are much stronger than In–O and Zn–O bonds in InGaZnO.

![Figure 3. Contact angle between the ink and the substrate without (a) and with argon plasma treatment for 10 min (b) and 30 min (c). (d–f) Microscope images of different sized printed channel patterns on the substrate treated with plasma treatment for 10 min.](image-url)
However, the increasing film thickness will consequently introduce a large number of defects, such as interstitial indium and zinc and oxygen vacancies. Such kinds of defects will relate to an increase of the off current. So the \( I_{on}/I_{off} \) ratio of the TFT with 120 nm InGaZnO channel layer decreased. The thicker channel formed longer source–drain transport path for carriers and was affected by defect scattering, which led to a decrease in field-effect mobility.

**Figure 4.** Microscope images of the patterned channel layer with traditional annealing (a) and a stepped annealing treatment (b). SEM images and EDS element mapping of the patterned channel layer with traditional annealing (c) and a stepped annealing treatment (d).

**Figure 5.** Output characteristics of TFTs with a patterned InGaZnO channel layer thickness of 30 nm (a) and 120 nm (b). (c,d) Transfer characteristics of TFTs with different InGaZnO channel layer thicknesses. The channel length and width of the above TFTs are about 60 and 300 \( \mu m \).
High-temperature annealing in air will cause many functional groups to gather on the surface of the InGaZnO channel layer. To analyze the changes of surface functional groups before and after annealing and argon plasma treatment, we plotted the transmission infrared spectra of InGaZnO films without and with stepped annealing and argon plasma treatment as shown in Figure 6. In contrast, the absorption of carboxyl (1647 cm\(^{-1}\)) and hydroxyl (3337 cm\(^{-1}\)) functional groups are obviously increased on the surface of InGaZnO film after stepped annealing as shown in Figure 6b. The functional groups’ adsorption onto the InGaZnO channel surface will lead to the creation of acceptor-like surface states [52].

So if we directly printed the drain and source electrodes onto the surface of the channel layers after high-temperature annealing, these functional groups would introduce defects at the interface and affect carrier injection. To solve this problem, argon plasma treatment was applied to the surface of the InGaZnO, the absorption of carboxyl and hydroxyl functional groups adsorbed on the surface were significantly reduced after 20 s of plasma treatment, as shown in Figure 6c. In Figure 7a–c, TFTs with different plasma processing times all exhibited hard saturation and operated as n-channel enhancement mode devices. A positive \(V_G\) was required to induce a conducting channel, and the channel conductivity increased when the positive gate bias was increased. However, the value of \(I_{on}/I_{off}\), the saturation mobility, and the \(V_T\) of the TFTs were affected by the duration of the plasma treatment of the interface between the patterned channel layer and the drain and source electrodes. Figure 7d,e show the transfer characteristics of InGaZnO TFTs with different plasma processing times at \(V_{SD} = 30\) V. As shown in Figure 7d, the value of \(I_{on}/I_{off}\) of TFTs without plasma and with a plasma treatment time of 20 and 40 s was \(1.0 \times 10^4\), \(1.0 \times 10^4\), and \(4.6 \times 10^4\), respectively. Furthermore, the defects at the interface between the channel layers and the drain and source electrodes mainly affected the injection of carriers. The modified interface was able to reduce the power consumption of the TFT devices. Therefore, we found that the value of \(V_T\) of the TFTs treated with 20 s of plasma treatment decreased from 12.3 to 8.7 V. However, an excessive plasma processing time will increase the \(V_T\) (\(-13.9\) V with 40 s plasma treatment), as shown in Figure 7e. The variation of the patterned InGaZnO surface roughness before and after different argon plasma treatment time was analyzed by atomic force microscope in Figure 7f. The channel layer with small surface roughness could be beneficial to form better contact with the drain/source electrodes and improve carrier injection efficiency. The surface roughness of the printed InGaZnO channel layer without plasma treatment was 2.131 nm, and the roughness of the layer was decreased to 1.810 nm after 20 s of plasma treatment. However, the surface of the layer treated with 40 s of plasma treatment was slightly damaged, and the roughness increased to 2.401 nm, thereby reducing the performance of the TFT devices. The value of the saturation mobility of the TFTs could also be improved through optimizing the plasma processing time (0 s: 0.054 cm\(^2\)·V\(^{-1}\)·s\(^{-1}\); 20 s: 0.071 cm\(^2\)·V\(^{-1}\)·s\(^{-1}\); and 40 s: 0.052 cm\(^2\)·V\(^{-1}\)·s\(^{-1}\)). The interface plasma treatment thus played a key role in improving the performance of a TFT device prepared using printing technology.

![Graphs showing transmission infrared spectra](image)

*Figure 6.* Transmission infrared spectra of InGaZnO films without annealing (a), with stepped annealing (b), and with stepped annealing and argon plasma treatment (c).
with the current TFTs, our full-printed preparation method still has a certain gap in the electrical properties, but we will improve the performance of the TFTs by modifying the interface next, especially the performances of InGaZnO TFTs fabricated by di-

optimized printed TFT exhibited a power consumption of the printed TFT devices and thus improved their electrical performance. The electrical performances of InGaZnO TFTs fabricated by different methods are summarized in Table 1. Compared with the current TFTs, our full-printed preparation method still has a certain gap in the electrical properties, but we will improve the performance of the TFTs by modifying the interface next, especially to improve the problem that silver nanoparticles as electrodes will di-

## 4. Conclusions

We investigated a printing method to prepare InGaZnO TFT devices with a bottom gate and top contact (drain and source electrodes) structure and presented a stepped annealing method to prevent the patterned channel layers from cracking and to improve the electrical properties of the channel layers when using a high annealing temperature. We prepared InGaZnO inks for printing with different ratios of the constituent elements; further, the type of TFT could be regulated by changing the element ratios. By improving the interface between the insulation layer and the channel layer and between the channel layer and the drain and source electrodes, we optimized the printing thickness of the InGaZnO channel layer and reduced the defect density between the interfaces to reduce the power consumption of the printed TFT devices and thus improved their electrical performance. The optimized printed TFT exhibited a $V_T$ of 8.7 V, a field-effect mobility of 0.071 cm²·V⁻¹·s⁻¹, and an $I_{on}/I_{off}$ of $10^4$. The electrical performances of InGaZnO TFTs fabricated by different methods are summarized in Table 1. Compared with the current TFTs, our full-printed preparation method still has a certain gap in the electrical properties, but we will improve the performance of the TFTs by modifying the interface next, especially to improve the problem that silver nanoparticles as electrodes will diffuse into the channel layer with the application of voltage.

## Table 1. Electrical parameters of InGaZnO TFTs fabricated by different methods.

<table>
<thead>
<tr>
<th>Method</th>
<th>Mobility (cm²·V⁻¹·s⁻¹)</th>
<th>Threshold Voltage (V)</th>
<th>On/Off Ratio</th>
<th>Ref.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Traditional annealing, spin-coating and etching</td>
<td>6.41</td>
<td>−37.7</td>
<td>$3.9 \times 10^7$</td>
<td>[36]</td>
</tr>
<tr>
<td>Combustion annealing, spin-coating and etching</td>
<td>2.82</td>
<td>−1.9</td>
<td>$4.0 \times 10^3$</td>
<td>[37]</td>
</tr>
<tr>
<td>Inkjet-Printed</td>
<td>6</td>
<td>7.9</td>
<td>$1.0 \times 10^5$</td>
<td>[53]</td>
</tr>
<tr>
<td>Our results</td>
<td>0.071</td>
<td>8.7</td>
<td>$1.0 \times 10^4$</td>
<td>–</td>
</tr>
</tbody>
</table>
Author Contributions: Conceptualization, X.Y. (Xingzhen Yan); methodology, X.Y. (Xingzhen Yan) and K.S.; formal analysis, X.Y. (Xingzhen Yan) and X.C.; investigation, F.Y.; writing—original draft preparation, X.Y. (Xingzhen Yan); writing—review and editing, X.Y. (Xingzhen Yan) and X.Y. (Xiaotian Yang); project administration, Y.C. and X.Y. (Xiaotian Yang); funding acquisition, X.Y. (Xingzhen Yan) and X.Y. (Xiaotian Yang).

Funding: This work is supported by the National Key R&D Program of Strategic Advanced Electronic Materials of China (No. 2016YFB0401103), National Natural Science Foundation of China (No. 51672103), and Natural Science Foundation of Jilin Province, China (Nos. 20180520227JH, JJKH20180589KJ).

Conflicts of Interest: The authors declare no conflict of interest.

References


detective heterogeneous photosensor arrays with In-pixel signal boosting capability for large-area and

19. Garcia, P.F.; McLean, R.S.; Reilly, M.H.; Nunes, G. Transparent ZnO thin-film transistor fabricated by rf
magnetron sputtering. *Appl. Phys. Lett.* 2003, 82, 1117–1119. [CrossRef]

method for improving the performance of sputtering-deposited ZnO thin-film transistors with supercritical
fluids. *Appl. Phys. Lett.* 2009, 94, 162111. [CrossRef]

using ZnO as an active channel layer and their electrical properties. *J. Appl. Phys.* 2003, 93, 1624. [CrossRef]

[CrossRef]

23. Yagliolu, B.; Yeom, H.Y.; Beresford, R.; Paine, D.C. High-mobility amorphous In$_2$O$_3$-10 wt.% ZnO thin film

24. Fortunato, E.; Barquinha, P.; Gonçalves, G.; Pereira, L.; Martins, R. High mobility and low threshold voltage
2008, 52, 433–488. [CrossRef]

amorphous zinc tin oxide channel layer. *Appl. Phys. Lett.* 2005, 86, 013503. [CrossRef]

26. Hoffman, R.L. Effects of channel stoichiometry and processing temperature on the electrical characteristics of

*Appl. Phys. Lett.* 2005, 87, 193503. [CrossRef]

High-mobility thin-film transistor with amorphous InGaZnO$_4$ channel fabricated by room temperature


to thin-film transistors using multicomponent semiconductor channels: An application to amorphous oxide
semiconductors in In–Ga–Zn–O system. *Appl. Phys. Lett.* 2007, 90, 242114. [CrossRef]

31. Seo, S.J.; Choi, C.G.; Hwang, Y.H.; Bae, B.S. High performance solution-processed amorphous zinc tin oxide

32. Hosono, H.; Kikuchi, N.; Ueda, N.; Kawazoe, H. Working hypothesis to explore novel wide band gap
[CrossRef]

33. Hosono, H.; Yasukawa, M.; Kawazoe, H. Novel oxide amorphous semiconductors: Transparent conducting

Medvedeva, J.E.; et al. Synergistic boron doping of semiconductor and dielectric layers for high-performance
[CrossRef]

heterojunction metal-oxide thin-film transistors with high electron mobility via vertical interface manipulation.
*Adv. Mater.* 2018, 30, 1804120. [CrossRef]

[CrossRef]

solution-processed gate dielectric for combustion derived oxide thin film transistors. *RSC Adv.* 2014, 4,
54729–54739. [CrossRef]

© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).