Article

CMOS Voltage Reference Using a Self-Cascode Composite Transistor and a Schottky Diode

Thaironi M. Brito 1,*, Dalton M. Colombo 2, Robson L. Moreno 1 and Kamal El-Sankary 3,*

1 Systems Engineering and Information Technology Institute, Federal University of Itajuba, 35903-087 Itajuba, Brazil; moreno@unifei.edu.br
2 Electrical Engineering Department, Federal University of Minas Gerais, 31270-901 Belo Horizonte, Brazil; daltonmc@ufmg.br
3 Electrical & Computer Engineering Department, Dalhousie University, Halifax, NS B3J 1Z1, Canada
* Correspondence: thaironi.menezes@unifei.edu.br (T.M.B.); Kamal.El-Sankary@dal.ca (K.E.-S.)

Received: 29 September 2019; Accepted: 30 October 2019; Published: 1 November 2019

Abstract: This work presents an investigation of the temperature behavior of self-cascode composite transistors (SCCTs). Results supported by silicon measurements show that SCCTs can be used to generate a proportional to absolute temperature voltage or even a temperature-compensated voltage. Based on the achieved results, a new circuit topology of a resistorless voltage reference circuit using a Schottky diode is also presented. The circuit was fabricated in a 130 nm BiCMOS process and occupied a silicon area of 67.98 µm × 161.7 µm. The averaged value of the output voltage is 720.4 mV, and its averaged line regulation performance is 2.3 mV/V, calculated through 26 characterized chip samples. The averaged temperature coefficient (TC) obtained through five chip samples is 56 ppm/°C in a temperature range from −40 to 85 °C. A trimming circuit is also included in the circuit topology to mitigate the impact of the fabrication process effects on its TC. The circuit operates with a supply voltage range from 1.1 to 2.5 V.

Keywords: voltage reference; Schottky diode; self-cascode composite transistor; resistorless

1. Introduction

The voltage reference circuit, as is well known, provides an output voltage (V_{REF}) that is insensitive to variations in the supply voltage (V_{DD}), operation temperature, and the fabrication process effects. The temperature-compensated V_{REF} is often achieved by the balanced addition of two voltages with opposite temperature coefficients: VPTAT (proportional to absolute temperature) and VCTAT (complementary proportional to absolute temperature). The CTAT voltage is usually implemented by means of the base-emitter voltage (V_{BE}) or the gate-source voltage (V_{GS}). The PTAT voltage is typically generated by the difference between two V_{BE} or V_{GS} voltages.

A non-conventional approach to generate the PTAT voltage for a voltage reference application was proposed by [1]. It uses two transistors in series with both gate terminals tied together—an association here called self-cascode composite transistors (SCCTs). This approach has shown promise and has been employed in other works, for instance, in [2–4]. Therefore, in order to extract the best use of this type of transistor association, it is essential to investigate its temperature dependence.

A non-conventional approach to generate the CTAT voltage was proposed in [5]. The use of a Schottky diode to generate the CTAT voltage allows for the reduction of the minimum supply voltage of circuit operation. The Schottky diode was also successfully employed in [3,6]. The use of V_{GS} voltage to implement the CTAT voltage also allows for VDD reduction. However, the generated V_{REF} in this type of topology is directly proportional to the transistor threshold voltage, V_{TH}, which is a
strong function of process parameters. The doping at the transistor channel region, for example, is hard to control in the fabrication of downscaled technology.

This work studies the temperature dependency of SCCTs in triode and saturation mode. It is shown that the output voltage of this device can have PTAT or temperature-compensated behavior, as supported by silicon measurements. Based on these results, a new topology of CMOS resistorless voltage reference using a Schottky diode [3] was designed and validated with silicon measurements. Additionally, a trimming circuit was included in the circuit topology to mitigate the impact of fabrication process effects on its temperature performance.

The proposed circuit generates an output voltage with an average value of 720.4 mV and a standard deviation (σ) of 15.6 mV, calculated considering 26 measured samples. The averaged TC after trimming is 56 ppm/°C considering five chip samples. Moreover, the circuit operates with a V_DD range from 1.1 to 2.5 V and occupies a silicon area of 67.98 µm × 161.7 µm.

This paper is organized as follows. Section 2 describes the generation of the CTAT and PTAT voltages. The proposed circuit topology is discussed in Section 3. Sections 4 and 5 present the silicon results and conclusions, respectively.

2. CTAT and PTAT Voltage Generators

2.1. The Schottky Diode as a V_CTAT Generator

Unlike the PN-junction diode, the Schottky diode has a metal-semiconductor junction. This junction is obtained taking metal into contact with a moderately doped n-type diffusion. As a result, the Schottky diode differs from the PN diode in two electrical characteristics: fast switching and a low forward-voltage drop (V_D), which is about 300 mV. The second characteristic is important for the voltage reference design operation at a low supply voltage. The Schottky diode current equation is given below [5]:

\[
I_D = I_S \left( \exp \left( \frac{V_D}{nU_T} \right) - 1 \right)
\]  

(1)

where \( q \) is the electron charge, \( n \) is the slope factor, and \( U_T \) is the thermal voltage.

The Schottky diode current equation is similar to the PN-junction current equation, which indicates that it may be possible to replace the PN diode by the Schottky diode. However, it is vital to analyze Schottky temperature behavior before using it in place of a PN diode. Figure 1 shows a comparison between the simulated forward biasing voltages, for the same current density level, of a Schottky diode and a vertical bipolar transistor. The simulated TC of the Schottky diode and PN diode is 1.46 and 1.92 mV/°C, respectively. Therefore, it is possible to use the Schottky diode to generate the CTAT voltage.

![Figure 1. Simulated V_D vs. temperature for the Schottky diode and the PN-junction diode.](image-url)
2.2. The Self-Cascode Composite Transistor (SCCT) As a V<sub>PTAT</sub> Generator

The SCCT is the association of two transistors, as can be seen in Figure 2 [2]. Both substrate terminals are connected to the ground reference.

![Figure 2. The self-cascode composite transistor (SCCT).](image)

The drain current of a transistor operating in sub-threshold weak inversion is given by Equation (2) [7]:

\[
I_D = I_0 \exp \left[ \frac{V_{GS} - V_t}{nU_T} \right] \left( 1 - \exp \left[ -\frac{V_{DS}}{U_T} \right] \right) \tag{2}
\]

where \( I_0 \) is given by [7]

\[
I_0 = \mu_0 C_{ox} \frac{W}{(n-1)U_T^2} \tag{3}
\]

where \( \mu_0 \) is the carrier mobility, and \( C_{ox} \) is the oxide capacitance. From Equations (2) and (3), the gate-source voltage (\( V_{GS} \)) is written as

\[
V_{GS} = nU_T \ln \left( \frac{I_D}{I_0} \right) + V_t \tag{4}
\]

where \( S \) is the transistor aspect ratio (\( W/L \)). The output voltage of the SCCT, \( V_{DS-DOWN} \), is the difference between the gate-source voltages of both transistors:

\[
V_{DS-DOWN} = V_{GS-DOWN} - V_{GS-UP}. \tag{5}
\]

Replacing Equation (4) in Equation (5), the drain-source voltage of transistor \( N_{DOWN} \) is

\[
V_{DS_{down}} \approx nU_T \ln \left( \frac{I_{D_{down}}S_{up}[1 - \exp \left( -\frac{V_{DS_{down}}}{U_T} \right)]}{I_{D_{up}}S_{down}[1 - \exp \left( -\frac{V_{DS_{down}}}{U_T} \right)]} \right) \tag{6}
\]

When the drain-source voltage is more than about four times the thermal voltage (\( V_{DS} \geq 4U_T \)), Equation (6) can be approximated by

\[
V_{DS_{down}} \approx nU_T \ln \left( \frac{I_{D_{down}}S_{up}}{I_{D_{up}}S_{down}} \right). \tag{7}
\]

Equations (6) and (7) consider an equal threshold voltages of \( N_{UP} \) and \( N_{DOWN} \), and that neglects the small error caused by the body effect in the \( N_{UP} \) transistor.

To characterize the temperature behavior of the SCCTs, and its dependency on the current level, the circuit in Figure 3 was designed and fabricated. This circuit includes several SCCTs composed by transistors with different aspect ratios. Each SCCT device is a combination in series or in parallel.
of a unitary transistor with an aspect ratio of 3 \(\mu\text{m}/3 \mu\text{m}\). The unitary transistor was designed with a length equal to 3 \(\mu\text{m}\) for a 130 nm process with the intention of (i) avoiding short-channel effects and (ii) mitigating the impact of fabrication process effects on the output voltage. The aspect ratios of transistors P1–P9 in Figure 3 are the same to provide the same biasing current in the SCCTs. With reference to Figure 2, \(I_1 = I_2\), and \(I_3 = 0\) for each device.

![Figure 3. The matrix of SCCTs.](image)

Eight different combinations of SCCTs were designed, with different W/L aspect ratios. The objective was to investigate and validate, through silicon measurements, the temperature behavior predicted by simulations. For instance, transistor NUP in SCCT1 and SCCT8 have an equivalent W/L equal to 60 \(\mu\text{m}/3 \mu\text{m}\), and 42 \(\mu\text{m}/3 \mu\text{m}\), respectively. These transistor dimensions were chosen to set the inflection point of the output voltage vs. the temperature curve at a specific temperature value. For instance, the inflection points for SCCT1 and SCC8 are about 18 and 0 \(^\circ\text{C}\), respectively.

Each SCCT was measured in a temperature range from –40 to 85\(^\circ\text{C}\) for three temperature-independent bias currents: 100 nA, 1 \(\mu\text{A}\), and 100 \(\mu\text{A}\). The supply voltage was 1.2 V, and the measurement results are presented in the next section.

### 2.3. Silicon Measurements of the Output Voltage of SCCTs

Figure 4 shows the output voltage of SCCT1 and SCCT8 as a function of temperature for a bias current of 100 nA. The output voltage of the SCCT1 is larger than the SCCT8 because of its larger ratio of \(S_{\text{up}}/S_{\text{down}}\) as expected by Equation (6). Moreover, the inflexion point of both curves is different, as mentioned in the last section. This result shows that the designer can use the proper transistor sizing in order to adjust the value of the output voltage and its temperature coefficient.

![Figure 4. Measured output voltage as a function of temperature for the (a) SCCT1 and (b) SCCT8 using \(I_{\text{Bias}}\) of 100 nA.](image)
Figure 5 shows the output voltage of SCCT1 and SCCT8 as a function of temperature for a bias current of 1 µA. As shown in Figures 4 and 5, the higher the bias current, the greater the positive slope (TC) of the output voltage is. This means that the curve is no longer a downward concave; it tends to be a straight line. This result is also expected from Equation (6).

![Figure 5](image)

**Figure 5.** Measured output voltage as a function of temperature for (a) SCCT1 and (b) SCCT8 using $I_{\text{Bias}}$ of 1 µA.

Figure 6 shows the output voltage of SCCT1 and SCCT8 as a function of temperature for a bias current of 10 µA. Figures 4–6 show that, as the bias current is increased, the temperature dependence of the output voltage tends to be a rising linear curve. This temperature relation was observed in all measured SCCTs. The other temperature results were compiled in Table 1, while the aspect ratio of all SCCTs is given in Table 2. Moreover, it was verified through simulations that the linear temperature dependence continues to occur for bias currents from 10 µA to 1 mA.

![Figure 6](image)

**Figure 6.** Measured output voltage as a function of temperature for (a) SCCT1 and (b) SCCT8 using $I_{\text{Bias}}$ of 10 µA.
Table 1. Measured temperature coefficients (TCs) of the SCCTs.

<table>
<thead>
<tr>
<th>$I_{\text{BIAS}}$</th>
<th>Data</th>
<th>Self-Cascode Composite Transistors</th>
</tr>
</thead>
<tbody>
<tr>
<td>100 nA Sim</td>
<td>SCCT1</td>
<td>$V_{GS}$ (mV) 100 nA</td>
</tr>
<tr>
<td></td>
<td>SCCT2</td>
<td>1 µA 20.1</td>
</tr>
<tr>
<td></td>
<td>SCCT3</td>
<td>100 nA 117.5</td>
</tr>
<tr>
<td>1 µA Sim</td>
<td>SCCT4</td>
<td>100 nA 211.4</td>
</tr>
<tr>
<td>10 µA Sim</td>
<td>SCCT5</td>
<td>100 nA 214.0</td>
</tr>
<tr>
<td>10 µA Meas</td>
<td>SCCT6</td>
<td>100 nA 214.0</td>
</tr>
<tr>
<td></td>
<td>SCCT7</td>
<td>100 nA 214.0</td>
</tr>
<tr>
<td></td>
<td>SCCT8</td>
<td>100 nA 214.0</td>
</tr>
</tbody>
</table>

Table 2. Transistor aspect ratios and operation voltages of all SCCTs at $T = 27 \degree C$.

<table>
<thead>
<tr>
<th>Self-Cascode</th>
<th>Transistor</th>
<th>Aspect Ratio</th>
<th>$V_{GS}$ (mV) 100 nA</th>
<th>$V_{DS}$ (mV) 100 nA</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCCT1</td>
<td>$N_{\text{UP}}$</td>
<td>(20 · 3)µ/3µ</td>
<td>42.5</td>
<td>117.5</td>
<td>210.1</td>
</tr>
<tr>
<td></td>
<td>$N_{\text{DOWN}}$</td>
<td>3µ/3µ</td>
<td>131.1</td>
<td>227.5</td>
<td>387.6</td>
</tr>
<tr>
<td>SCCT2</td>
<td>$N_{\text{UP}}$</td>
<td>(14 · 3)µ/3µ</td>
<td>51.3</td>
<td>129</td>
<td>223.8</td>
</tr>
<tr>
<td></td>
<td>$N_{\text{DOWN}}$</td>
<td>3µ/3µ</td>
<td>132</td>
<td>228.6</td>
<td>389.6</td>
</tr>
<tr>
<td>SCCT3</td>
<td>$N_{\text{UP}}$</td>
<td>(4 · 3)µ/3µ</td>
<td>83.3</td>
<td>175.4</td>
<td>285.1</td>
</tr>
<tr>
<td></td>
<td>$N_{\text{DOWN}}$</td>
<td>3µ(2.3)µ</td>
<td>140.8</td>
<td>246.6</td>
<td>405.9</td>
</tr>
<tr>
<td>SCCT4</td>
<td>$N_{\text{UP}}$</td>
<td>(8 · 3)µ/3µ</td>
<td>66.4</td>
<td>147.5</td>
<td>247.3</td>
</tr>
<tr>
<td></td>
<td>$N_{\text{DOWN}}$</td>
<td>3µ/3µ</td>
<td>134</td>
<td>231.2</td>
<td>394.3</td>
</tr>
<tr>
<td>SCCT5</td>
<td>$N_{\text{UP}}$</td>
<td>(10 · 3)µ/3µ</td>
<td>57.9</td>
<td>136.7</td>
<td>233.1</td>
</tr>
<tr>
<td></td>
<td>$N_{\text{DOWN}}$</td>
<td>2 · 3µ/3µ</td>
<td>111</td>
<td>201.2</td>
<td>337</td>
</tr>
<tr>
<td>SCCT6</td>
<td>$N_{\text{UP}}$</td>
<td>(4 · 3)µ/3µ</td>
<td>88.7</td>
<td>171.6</td>
<td>281.2</td>
</tr>
<tr>
<td></td>
<td>$N_{\text{DOWN}}$</td>
<td>3µ/3µ</td>
<td>138</td>
<td>236.7</td>
<td>404.5</td>
</tr>
<tr>
<td>SCCT7</td>
<td>$N_{\text{UP}}$</td>
<td>(12 · 3)µ/3µ</td>
<td>51.1</td>
<td>127.9</td>
<td>221.5</td>
</tr>
<tr>
<td></td>
<td>$N_{\text{DOWN}}$</td>
<td>4 · 3µ/3µ</td>
<td>90.3</td>
<td>175.9</td>
<td>293.2</td>
</tr>
<tr>
<td>SCCT8</td>
<td>$N_{\text{UP}}$</td>
<td>(6 · 3)µ/3µ</td>
<td>46.1</td>
<td>121.3</td>
<td>213.2</td>
</tr>
</tbody>
</table>

Table 1 presents the temperature coefficient given in ppm/°C calculated using Equation (8). Sim and Meas stand for simulation and measurement, respectively. Parameter $V_{\text{out}}$ is measured at 27 °C, $V_{\text{out}_{\text{max}}}$ and $V_{\text{out}_{\text{min}}}$ represent the maximum and minimum values of the output voltage in the temperature range, respectively. For instance, the measured data of Figure 4a of $V_{\text{out}} = 91.5$ mV, $V_{\text{out}_{\text{max}}} = 92$ mV, $V_{\text{out}_{\text{min}}} = 80$ mV, $T_{\text{max}} = 85$ °C, and $T_{\text{min}} = -40$ °C yield a TC of about 1000 ppm/°C.

\[
\text{TC} = \frac{1}{V_{\text{out}}} \left( \frac{V_{\text{out}_{\text{max}}} - V_{\text{out}_{\text{min}}}}{T_{\text{max}} - T_{\text{min}}} \right) \times 10^6 \left[ \frac{\text{ppm}}{\degree \text{C}} \right].
\]  

For currents around 100 nA (Figure 4), the output voltage tends to be temperature-compensated and can be used as a standalone voltage reference without the need of an auxiliary CTAT circuit. While in this case, the output voltage presents a more significant temperature curvature when compared to output generated by traditional voltage references, this is a very important result owing to the simplicity of the SCCT circuit. Hence, SCCTs can be used to create an output voltage with some temperature compensation, for moderate accuracy applications, while using a minimal silicon area and a low power consumption.

As shown in Figure 6, the output of SCCTs presents a linear PTAT TC when biased with a current greater than 10 µA. It is also possible to generate a rising linear output voltage for currents lower than 10 µA by increasing the ratio of $S_{\text{UP}}/S_{\text{DOWN}}$ in Equation (7) at the expense of a larger silicon area.

Table 2 presents the operation mode of each transistor of the SCCT where Trio and Sat stand for triode and saturation operation, respectively. As can be seen, by increasing the bias current, the transistor leaves the linear mode and enters saturation mode. Note that, for $I_{\text{BIAS}}$ equal to 100 nA, all transistors are in weak inversion operation, i.e., the gate-source voltage is lower than the threshold voltage. The threshold voltage for all transistors in Table 2 is about 210 mV. The condition to be in
saturation with weak inversion biasing is the drain-source voltage larger than about four times the thermal voltage (~100 mV @ 22 °C).

Consider, for instance, Figure 5. The output voltage of both SCCT1 and SCCT8 presents a linear PTAT dependency up to 60 °C and a lower slope after that. This happens because, as the output voltage increases with temperature, the drain-source voltage of the upper transistor decreases and eventually enters a triode region at 85 °C. For $I_{BIAS}$ equal to 10 $\mu$A, the drain-source voltage is high enough to keep the upper transistor of all SCCTs in saturation. Therefore, if the linear PTAT TC is desired, the upper transistor must be in saturation mode, while the lower transistor can be in triode or saturation mode.

If the temperature-compensated output voltage is desired, the designer can properly bias the SCCT with low currents. However, it is important to be aware that the output voltage of the SCCT and its derivative are strongly dependent on the bias current for values lower than 5 $\mu$A, as shown in Figure 7 for SCCT1.

![Figure 7](image-url) (a) $V_{out}$ of SCCT1 and its (b) derivative as function of $I_{BIAS}$.

Figure 8 shows the TC of the SCCT output voltage as a function of the bias current. The TC is a strong function of the bias current when the upper transistor is in triode mode, i.e., an $I_{BIAS}$ lower than 10 $\mu$A. This strong dependence imposes a challenge in using the temperature-compensated output voltage. The reason for that is the difficulty of generating an accurate and stable bias current insensitive to fabrication process effects. Moreover, the TC of the bias current also modifies the TC of the output voltage. Therefore, if the chip already has an accurate current reference circuit, a low area reference voltage with some temperature compensation can be efficiently designed using SCCTs. Finally, the SCCT operating in triode mode acts as a moderate temperature-compensated resistor.

![Figure 8](image-url) The TC of SCCT1 as a function of $I_{BIAS}$.
2.4. Comparison to Other Works

Several works have used SCCT devices. Some works [4,8–11] show that the SCCTs can also generate a moderate temperature-compensated output voltage. Some work [4] explores the temperature compensation of SCCT utilizing two transistors with different gate oxide thicknesses and different threshold voltages. The N\textsubscript{UP} is a thick gate oxide transistor, while the N\textsubscript{DOWN} is a thin-gate oxide transistor, respectively. A similar approach is also used in [8,9]. In Reference [10], an alternative configuration of the SCCT is proposed, where the gate terminal of SCCT is connected to the output voltage. Moreover, the bulk terminal of N\textsubscript{UP} is also connected to the output voltage to eliminate the body effect. That solution requires a CMOS triple-well technology.

In Reference [11], N\textsubscript{UP} and N\textsubscript{DOWN} devices have the same gate-oxide thickness but with different lengths. Transistors with different lengths have different threshold voltages, mainly caused by the reverse short-channel effect (RSCE).

The study and the experimental data presented in this work provide general guidelines to the use of SCCTs in the design of voltage references. In temperature-compensated reference \( V_{\text{REF}} \) using CTAT and PTAT circuits, the SCCTs can be used as the PTAT block when \( V_{\text{OUT,SCCT}} \) has a linear dependence to temperature. This work also shows that a moderate temperature-compensated output voltage can be generated using an SCCT with only two transistors of the same gate oxide thicknesses and the same transistor length operating in triode mode.

3. The Proposed Voltage Reference

The proposed circuit is shown in Figure 9. It is composed of two sub-circuits: the bias current generator and the voltage reference core. The substrate terminal of all NMOSFETs and the n-well terminal of all PMOSFETs are connected to ground and supply, respectively. The bias current generator was proposed in [12] and is formed by transistors P1, P2, P3, N1, N2, N3, N4, and the amplifier A1. Transistor N4 operates in the triode region and acts as an integrated resistor. Its drain-source voltage (\( V_{\text{DSN4}} \)) is equal to \( V_{\text{GSN4}} - V_{\text{TH}} \), and the current (\( I_1 \)) flowing through its terminals can be approximated by Equation (9). \( I_1 \) is also given by Equation (10) [12]:

\[
I_1 = \frac{W}{L} \mu_0 C_{\text{OX}} \left(V_{\text{GSN4}} - V_{\text{TH}}\right)V_{\text{DSN4}} \tag{9}
\]

\[
I_1 = n_C^2 \beta_{N4} U_{T}^2 K_{\text{eff}} \tag{10}
\]

\[
K_{\text{eff}} = \left[K_2 - 0.5 + \sqrt{K_2(K_2 - 1)}\right] \ln^2(K_1) \tag{11}
\]

\[
K_1 = \frac{S_{N1} S_{P2}}{S_{N2} S_{P1}} \tag{12}
\]

\[
K_2 = \frac{S_{N4} S_{P3}}{S_{N3} S_{P1}} \tag{13}
\]

where \( \beta \) is the transconductance parameter, and \( n_C \) is a correction factor for low drain-source voltages [12]. Note that \( I_1 \) depends mainly on the aspect ratio of transistors N1–N4, P1–P3, mobility, and \( U_T \). Moreover, the performance temperature of \( I_1 \) is given by [12]

\[
I_1 = \left(n_C^2 \beta_{N4}\right)_0 U_{T0}^2 K_{\text{eff}} \left(\frac{T}{T_0}\right)^{2-m} \tag{14}
\]

where subscript 0 means room temperature, and parameter \( m \) is 1.5 and 2 [12]. The bias current in our circuit was designed to be 15 nA. Transistor P8 was included to allow the temperature characterization of \( I_{\text{REF}} \). The temperature coefficient of \( V_{\text{REF}} \) depends on the TC of \( I_{\text{REF}} \). Transistor P8 was designed with a large width to increase the value of the test current.
thin-gate oxide transistor, respectively. A similar approach is also used in [8] and [9]. In [10], an alternative configuration of the SCCT is proposed, where the gate terminal of SCCT is connected to the output voltage. Moreover, the bulk terminal of N UP is also connected to the output voltage to eliminate the body effect. That solution requires a CMOS triple-well technology.

In [11], NUP and NDOWN devices have the same gate-oxide thickness but with different lengths. Transistors with different lengths have different threshold voltages, mainly caused by the reverse short-channel effect (RSCE).

The study and the experimental data presented in this work provide general guidelines to the use of SCCTs in the design of voltage references. In temperature-compensated reference V REF using CTAT and PTAT circuits, the SCCTs can be used as the PTAT block when V OUT_SCCT has a linear dependence to temperature. This work also shows that a moderate temperature-compensated output voltage can be generated using an SCCT with only two transistors of the same gate oxide thicknesses and the same transistor length operating in triode mode.

3. The Proposed Voltage Reference

The proposed circuit is shown in Figure 9. It is composed of two sub-circuits: the bias current generator and the voltage reference core. The substrate terminal of all NMOSFETs and the n-well terminal of all PMOSFETs are connected to ground and supply, respectively. The bias current generator was proposed in [12] and is formed by transistors P1, P2, P3, N1, N2, N3, N4, and the amplifier A1. Transistor N4 operates in the triode region and acts as an integrated resistor. Its drain-source voltage \( V_{DSN4} \) is equal to \( V_{GSN2} - V_{GSN1} \), and the current \( I_1 \) flowing through its terminals can be approximated by Equation (9).

\[
I_1 = \mu C_{ox} \left( W/L \right) (V_{DD} - V_{TH}) V_{DD} \tag{9}
\]

\[
I_1 = n U_t \ln \left( S_{N5} S_{N7} (S_{P5} + S_{P6} + S_{P7})(S_{P6} + S_{P7}) \right) \tag{10}
\]

\[
K_v = \frac{S_{P6} + S_{P7}}{S_{N6} S_{N8} S_{P5} S_{P6}} \tag{11}
\]

\[
K_s = \frac{S_{N5} S_{N7}}{S_{N5} S_{N7}} \tag{12}
\]

\[
K_s = \frac{S_{P6} + S_{P7}}{S_{N6} S_{N8} S_{P5} S_{P6}} \tag{13}
\]

Figure 9. The proposed voltage reference.

Referring to Figure 9, D1 is a Schottky diode, and it is responsible for generating the CTAT voltage. The PTAT voltage is generated through two SCCTs. The first one is composed of transistors N5–N6, while the second one is composed of transistors N7–N8.

The output voltage of the designed circuit is given by

\[
V_{REF} = V_{D1} + V_{DSN5} + V_{DSN7} \tag{15}
\]

Since both SCCTs operate in weak inversion and saturation, it is possible to rewrite the drain-source voltages using Equation (7), and the output voltage can be described by Equation (16):

\[
V_{REF} = V_{D1} + nU_t \ln \left( S_{N5} S_{N7} (S_{P5} + S_{P6} + S_{P7})(S_{P6} + S_{P7}) \right) \tag{16}
\]

According to Equation (16), the desired temperature compensation is achieved with the proper sizing of the current mirror and the SCCTs. Table 3 shows the dimensions of all transistors. Except for the SCCTs (N5-N8), which are thin-oxide 1.2 V transistors, all others are 2.5 V thick oxide transistors. The use of thick-oxide transistors is for a better line regulation. It would also be possible to use thick-oxide transistors for both SCCTs, but it would result in an extra layout area. Finally, the pins \( V_{test1} \) and \( V_{test2} \) were included to characterize the designed circuit.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>P1</th>
<th>P2</th>
<th>P3</th>
<th>P4</th>
<th>P5</th>
<th>P6</th>
<th>P7</th>
<th>P8</th>
<th>P9</th>
<th>P10</th>
</tr>
</thead>
<tbody>
<tr>
<td>W((\mu)m)</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0.4</td>
<td>0.4</td>
</tr>
<tr>
<td>L((\mu)m)</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>20</td>
<td>20</td>
</tr>
<tr>
<td>Parallel</td>
<td>2</td>
<td>2</td>
<td>4</td>
<td>2</td>
<td>20</td>
<td>16</td>
<td>2</td>
<td>14</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Series</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

3.1. Amplifier Circuit

The schematic of the amplifier A1 in Figure 9 is shown in Figure 10. It is used to improve the line regulation of the current bias generator [13], and its nominal open-loop voltage gain at DC is 55 dB.
3.2. Trimming Circuit

The impact of the fabrication process effects on circuit performance was predicted by Monte Carlo analysis considering 1000 samples. Transistor mismatch and process variations were considered in this simulation, and the histogram for $V_{REF}$ and the TC of $V_{REF}$ are shown in Figure 11.

![Figure 11. Histogram of (a) $V_{REF}$ and (b) the TC of $V_{REF}$.](image)

The mean value and the standard deviation of $V_{REF}$ at 27 °C are 697.1 mV and 25.11 mV, respectively. Regarding the temperature coefficient of $V_{REF}$, its mean value and $\sigma$ are 125 and 63.78 ppm/°C, respectively. As discussed in Section 2, the output voltage produced by SCCTs is dependent on the bias current. Thus, it is also important to simulate the electrical variability of the bias current. The mean value and standard deviation of $I_{REF}$ at 27 °C is 103.4 and 14 nA, respectively.

Based on Figure 11b, the TC of $V_{REF}$ can be severely degraded by the fabrication process variability. To mitigate the performance degradation of the TC, the trimming circuit shown in Figure 12 was included in the reference circuitry. Table 4 presents all the transistor dimensions of the trimming circuit.

![Figure 12. Trimming circuit.](image)
According to the measured results of SCCTs (Section 2.2), the more current flowing through the SCCT, the greater the positive slope (TC) of the output voltage. Therefore, if $V_{\text{REF}}$ is not temperature-compensated, controlling the current level of SCCTs allows for the adjustment of the TC of $V_{\text{REF}}$.

The current flowing through the SCCT composed by N7 and N8 was chosen to be adjusted. The control of the current level was obtained, splitting the transistor P6 into seven equal transistors. Six of them have a switch that is controlled by a digital signal external to the chip. The proposed voltage reference was designed with three switches at a high level (on-state) and three at low-level (off-state). If it is needed to increase the PTAT component of $V_{\text{REF}}$, more switches must be turned on. If the opposite is needed, then fewer switches must be turned on.

Figure 13 presents the simulated $V_{\text{REF}}$ versus temperature as a function of the number of switches in the on-state. As can be seen, few switches are needed to cover a considerable variation of $V_{\text{REF}}$ and its TC. The implemented trimming circuit is overdesigned in this chip. Table 5 shows the value of $V_{\text{REF}}$ at 27°C, and shows its TC as a function of the number of switches in on-state.

![Simulated $V_{\text{REF}}$ as a function of temperature and the number of switches at a high level.](image)

**Table 4.** Transistor dimensions of the trimming circuit.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>P6A</th>
<th>P6B</th>
<th>P6C</th>
<th>P6D</th>
<th>P6E</th>
<th>P6F</th>
<th>P6H</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W(\mu\text{m})$</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>$L(\mu\text{m})$</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
<td>14</td>
</tr>
<tr>
<td>Parallel</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Series</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

**Table 5.** $V_{\text{REF}}$ and TC as a function of the number of switches at a high level.

<table>
<thead>
<tr>
<th>Number of Switches</th>
<th>$V_{\text{REF}}$ (mV) @ 27°C</th>
<th>TC (ppm/°C)</th>
<th>Temperature Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>670.8</td>
<td>310.1</td>
<td>CTAT</td>
</tr>
<tr>
<td>1</td>
<td>677.6</td>
<td>184</td>
<td>CTAT</td>
</tr>
<tr>
<td>2</td>
<td>686.87</td>
<td>100.8</td>
<td>CTAT</td>
</tr>
<tr>
<td>3</td>
<td>696.4</td>
<td>50.8</td>
<td>Compensated</td>
</tr>
<tr>
<td>4</td>
<td>705.62</td>
<td>109.3</td>
<td>PTAT</td>
</tr>
<tr>
<td>5</td>
<td>713.9</td>
<td>179.4</td>
<td>PTAT</td>
</tr>
<tr>
<td>6</td>
<td>721.3</td>
<td>256.3</td>
<td>PTAT</td>
</tr>
</tbody>
</table>
3.3. Start-Up Circuit

The voltage reference includes a start-up circuit shown in Figure 14. It prevents the bias current generator stabilizes in a state with all currents being equal to zero. The start-up circuit works as follows.

When I1 and I2 (Figure 9) are equal to zero, the gate voltages of transistors P1 and P2 are close to $V_{DD}$, and the gate voltage of N1 and N2 are close to 0 V. Thus, the transistor ST3 are in the cut-off region, and there is no current being mirrored by ST2. The transistor ST4, which is operating as a capacitor, is therefore not charged. This means that node $V_x$ remains equal to 0 V. At this moment, the source-gate voltage of ST5 is nearly $V_{DD}$, and transistor ST5 starts to drain the current from the gate node of the P1 transistor (Figure 9).

As a current is drawn from this node, the gate voltage of P1 is decreased, and a current starts to flow through the P1 and P2 devices. When the bias generator is operating, ST3 is no longer turned off, and ST4 starts charging node $V_x$ until ST5 enters cut-off. At this moment, the start-up circuit no longer has any influence on the bias current generator. The dimensions of all transistors of the start-up circuit are shown in Table 6.

![Figure 14. The start-up circuit.](image)

Table 6. Transistors dimensions of the start-up circuit.

<table>
<thead>
<tr>
<th>Transistor</th>
<th>ST1</th>
<th>ST2</th>
<th>ST3</th>
<th>ST4</th>
<th>ST5</th>
</tr>
</thead>
<tbody>
<tr>
<td>W($\mu$m)</td>
<td>1</td>
<td>1</td>
<td>0.36</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>L($\mu$m)</td>
<td>5</td>
<td>5</td>
<td>20</td>
<td>5</td>
<td>0.50</td>
</tr>
<tr>
<td>Parallel</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Series</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

4. Silicon Results

A microphotograph of the fabricated chip can be seen in Figure 15. The voltage reference circuit occupies a small area of 10,992 $\mu$m². The output voltage and current were measured under temperature and supply voltage variations. Figure 16 shows the temperature measurement of $V_{REF}$ in a range from $-40$ to $85$ °C, considering five chip samples.

As can be seen, S4 and S5 samples work precisely as desired. However, S1, S2, and S3 do not have the maximum nominal temperature compensation. While S1 and S2 have PTAT behavior, S3 has a CTAT behavior. The Monte Carlo analysis predicted the deviation from the nominal performance.

Using the trimming circuit, it was possible to improve the temperature performance of S1, S2, and S3. In S1 and S2, two switches were turned off, which means that only one switch was maintained at a high level. In S3, one switch was turned on, resulting in four switches at a high level. The output voltage, as a function of temperature after circuit calibration, can be seen in Figure 17. Table 7 summarizes the results before and after calibration.
The output voltage, as a function of temperature after circuit calibration, can be seen in Figure 17.

Using the trimming circuit, it was possible to improve the temperature performance of S1, S2, and S3. In S1 and S2, two switches were turned off, which means that only one switch was maintained at a high level. In S3, one switch was turned on, resulting in four switches at a high level. When I1 and I2 (Figure 9) are equal to zero, the gate voltages of transistors P1 and P2 are close to 0 V. Thus, the transistor ST3 are in the cut-off region, and there is no current being mirrored by ST2. The transistor ST4, which is operating as a current mirror, is therefore not charged. This means that node Vx remains equal to 0 V. At this moment, as can be seen, S4 and S5 samples work precisely as desired. However, S1, S2, and S3 do not have the maximum nominal temperature compensation. While S1 and S2 have PTAT behavior, S3 has a CTAT behavior. The Monte Carlo analysis predicted the deviation from the nominal performance.

Table 7 summarizes the results before and after calibration. As can be seen, S1 and S2 have PTAT behavior, S3 has a CTAT behavior. The dimensions of all transistors of the start-up circuit are shown in Table 6.

<table>
<thead>
<tr>
<th></th>
<th>VREF (mV) @ 27°C</th>
<th>TC (ppm/°C)</th>
<th>Trimmed VREF (mV) @ 27°C</th>
<th>Trimmed TC (ppm/°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Simulated</td>
<td>696.4</td>
<td>50.8</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>S1</td>
<td>688.4</td>
<td>225.4</td>
<td>668.1</td>
<td>71.8</td>
</tr>
<tr>
<td>S2</td>
<td>703.8</td>
<td>178.4</td>
<td>683.4</td>
<td>66.7</td>
</tr>
<tr>
<td>S3</td>
<td>702.1</td>
<td>87.7</td>
<td>711.2</td>
<td>52.8</td>
</tr>
<tr>
<td>S4</td>
<td>703.5</td>
<td>40.9</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>S5</td>
<td>705</td>
<td>47.6</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Figure 15. Chip fabricated in 130 nm BiCMOS technology.

Figure 16. Measured VREF as a function of temperature for five chip samples (untrimmed).

Figure 17. Measured VREF as a function of temperature for five chip samples (trimmed).
Table 7 shows the efficiency of the trimming circuit. The mean TC before the calibration was 116 ppm/°C, while the corrected one was 56 ppm/°C with an improvement of 48%.

Figure 18a shows the measured $I_{REF}$ as a function of temperature, respectively. There is a variation of more than 20% in the value of $I_{REF}$ for S1. Such large variation was also predicted by the Monte Carlo analysis, and this results in a degraded temperature performance of $V_{REF}$, as seen in Figure 16. The choice of the bias current generator circuit topology was motivated by the absence of resistors and the small area occupation. If a precise bias current generator was used, the inclusion of the calibration circuit may not be needed.

Figure 18b shows the temperature behavior of the Schottky diode. As can be seen, the voltage has CTAT behavior and agrees with the simulation results.

Figure 19a,b shows the temperature dependence of the output voltage generated by the SCCTs. These results agree with the discussion of Section 2. In the proposed reference, the upper transistor of the SCCTs are always in saturation mode in order to guarantee the small dependence of the bias current. As presented in Section 2.3, a current level $I_{BIAS} > 10 \mu A$ is required to have a linear PTAT relation between current and temperature. Since the supply current specification of the voltage reference was defined to be less than 1 µA, a different design approach was used. The linear PTAT relation was achieved using a large ratio of $(\frac{S_{SUP}*I_{DS_DOWN}}{S_{DOWN}*I_{DS_UP}})$ according to Equation (6). Note that, in Table 3, that N5 has 18 unitary devices in parallel, while the N6 transistor as 24 unitary devices in series. This results in a $S_{SUP}/S_{DOWN}$ ratio of 432, and $I_{DS_DOWN} >> I_{DS_UP}$.
Figure 20 shows the $V_{\text{REF}}$ and $I_{\text{REF}}$ variation as a function of $V_{\text{DD}}$ variation for 26 samples in a range from 0 to 2.5 V, respectively. The simulated line regulation for $V_{\text{REF}}$ is 0.72 mV/V, while the mean value of the measured line regulation is 2.3 mV/V with a $\sigma$ of 0.6 mV. For $I_{\text{REF}}$, the simulated line regulation is 0.24 nA/V, and the mean value of measured results is 0.9 nA/V, with a standard deviation of 0.7 nA.

![Figure 20. Supply voltage variation of (a) $V_{\text{REF}}$ and (b) $I_{\text{REF}}$.](image)

The supply voltage sweep shows a minimum $V_{\text{DD}}$ of operation close to 1.1 for $V_{\text{REF}}$ and 0.7 V for the bias current generator. The simulated power supply rejection ratio (PSRR) at DC is $-55$ dB and $-90$ dB for the supply voltages of 1.1 V and 2.5 V, respectively. The current supply and the power consumption (@ 1.1 V) of the proposed circuit are 680 nA and 748 nW, respectively. Finally, Table 8 summarizes the main measured results discussed so far.

<table>
<thead>
<tr>
<th>$V_{\text{REF}}$ @ 27°C Mean (mV)</th>
<th>$V_{\text{REF}}$ @ 27°C Mean (mV)</th>
<th>Temp Range (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>720.4</td>
<td>16.6</td>
<td>125</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$I_{\text{REF}}$ @ 27°C Mean (nA)</th>
<th>$I_{\text{REF}}$ @ 27°C Mean (nA)</th>
<th>$V_{\text{DD}}$ Range (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>126.8</td>
<td>9.11</td>
<td>1.1–2.5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Line reg. ($V_{\text{REF}}$) Mean (mV)</th>
<th>Line reg. ($V_{\text{REF}}$) Mean (mV)</th>
<th>$I_{\text{SUPPLY}}$ (nA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.3</td>
<td>0.6</td>
<td>630</td>
</tr>
</tbody>
</table>

Comparison to Other Works

A comparison of this work with related works is presented in Table 9. The state-of-the-art voltage reference circuit topologies were chosen. As can be seen, considering the occupation of the silicon area, this work is, at least, 3.5 times smaller than the other works. Regarding the $V_{\text{DD}}$ current consumption, this work consumes at least 4.5 times less than the others. The designed circuit can achieve lower power consumption, without a large increase in the silicon area, because it does not employ integrated resistors. Moreover, the proposed topology is able to operate at 1.1 V of power supply.
Table 9. Comparison with state-of-the-art works.

<table>
<thead>
<tr>
<th></th>
<th>This Work</th>
<th>[14]</th>
<th>[15]</th>
<th>[16]</th>
<th>[17]</th>
<th>[18]</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{\text{REF}}$ (V)</td>
<td>0.72</td>
<td>2.56</td>
<td>1.14</td>
<td>0.596</td>
<td>0.5</td>
<td>1</td>
</tr>
<tr>
<td>Supply voltage (V)</td>
<td>1.1 to 2.5</td>
<td>4.3 to 5.5</td>
<td>2 to 5</td>
<td>1.3</td>
<td>1.2 to 1.8</td>
<td>1.375</td>
</tr>
<tr>
<td>Temp. range (°C)</td>
<td>−40 to 85</td>
<td>−40 to 100</td>
<td>−40 to 125</td>
<td>−10 to 120</td>
<td>0 to 100</td>
<td>−45 to 125</td>
</tr>
<tr>
<td>Current consumption (µA)</td>
<td>0.63</td>
<td>6.8</td>
<td>33</td>
<td>2.7</td>
<td>5.1</td>
<td>689</td>
</tr>
<tr>
<td>Area (mm$^2$)</td>
<td>0.011</td>
<td>0.075</td>
<td>0.0396</td>
<td>0.8</td>
<td>0.073</td>
<td>0.078</td>
</tr>
<tr>
<td>TC (ppm/°C)</td>
<td>56</td>
<td>2.6</td>
<td>1.01</td>
<td>30.95</td>
<td>22</td>
<td>6</td>
</tr>
<tr>
<td>CMOS Process (nm)</td>
<td>130</td>
<td>180</td>
<td>350</td>
<td>180</td>
<td>180</td>
<td>7</td>
</tr>
<tr>
<td>Line regulation (mV/V)</td>
<td>2.3</td>
<td>0.02</td>
<td>2</td>
<td>-</td>
<td>1.4</td>
<td>1</td>
</tr>
<tr>
<td>Year</td>
<td>2019</td>
<td>2019</td>
<td>2019</td>
<td>2019</td>
<td>2019</td>
<td>2019</td>
</tr>
</tbody>
</table>

Regarding the TC, all works show a superior performance. The proposed circuit topology may be a right circuit candidate for applications that do not need high precision but require a moderate/small silicon area and power consumption.

5. Conclusions

This work studied the temperature behavior of SCCT output voltage. The measurement data shows that the type of device can provide an output voltage with PTAT behavior. Moreover, with the proper sizing and biasing, the output voltage can also be set to be reasonably temperature-compensated. Moderate temperature compensation is obtained by biasing the upper transistor in triode mode, which results in an undesired dependency of the SCCT voltage on the bias current. If a precise current reference is available in the chip, a moderate temperature-compensated voltage can be easily obtained using SCCTs with a low silicon area and a low power consumption.

Driven by the obtained testing results of SCCTs, a new resistorless voltage reference circuit topology using a Schottky diode is also prototyped in this paper. The proper operation of the designed circuit was checked in 26 chip samples. The average TC is 56 ppm/°C in a temperature range from −40 to 85 °C. The trimming circuit was effective in improving the TC of $V_{\text{REF}}$.


Funding: This study was financed in part by the Coordenação de Aperfeiçoamento de Pessoal de Nível Superior - Brasil (CAPES) - Finance Code 001. It was also financed in part by the FAPEMIG (process - APQ-01758-18), and in part by the Universidade Federal de Minas Gerais (Edital PRPq - 03/2019). Moreover, there was a MOSIS chip support as well.

Acknowledgments: The authors are grateful to FAPEMIG, CAPES, and CNPq for financial support, MOSIS for the chip fabrication, and CTI Renato Archer for chip packaging. We also thank PPG-E (UNIFEI) and PPGEE (UFMG).

Conflicts of Interest: The authors declare no conflict of interest.

References


8. De Oliveira, A.C.; Cordova, D.; Klimach, H.; Bampi, S. Picowatt, 0.45-0.6 V Self-Biased Subthreshold CMOS Voltage Reference. *IEEE Trans.* 2017, 64, 3036–3046. [CrossRef]


© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).