

Review

Challenges and Applications of Emerging Nonvolatile Memory Devices

Writam Banerjee

Center for Single Atom-based Semiconductor Device, Department of Material Science and Engineering, Pohang University of Science and Technology (POSTECH), Pohang 790-784, Korea; writam@postech.ac.kr

Received: 20 May 2020; Accepted: 5 June 2020; Published: 22 June 2020



Abstract: Emerging nonvolatile memory (eNVM) devices are pushing the limits of emerging applications beyond the scope of silicon-based complementary metal oxide semiconductors (CMOS). Among several alternatives, phase change memory, spin-transfer torque random access memory, and resistive random-access memory (RRAM) are major emerging technologies. This review explains all varieties of prototype and eNVM devices, their challenges, and their applications. A performance comparison shows that it is difficult to achieve a “universal memory” which can fulfill all requirements. Compared to other emerging alternative devices, RRAM technology is showing promise with its highly scalable, cost-effective, simple two-terminal structure, low-voltage and ultra-low-power operation capabilities, high-speed switching with high-endurance, long retention, and the possibility of three-dimensional integration for high-density applications. More precisely, this review explains the journey and device engineering of RRAM with various architectures. The challenges in different prototype and eNVM devices is disused with the conventional and novel application areas. Compare to other technologies, RRAM is the most promising approach which can be applicable as high-density memory, storage class memory, neuromorphic computing, and also in hardware security. In the post-CMOS era, a more efficient, intelligent, and secure computing system is possible to design with the help of eNVM devices.

Keywords: emerging nonvolatile memory; ferroelectric random-access memory; phase change memory; spin-transfer torque random access memory; resistive random-access memory; high-density memory; storage class memory; neuromorphic computing; hardware security

1. Introduction

In the era of advanced technology, electronic memory is an essential element to boost new applications. In general, memory devices are divided into two broad groups based on the requirement of power to memorize the stored information. One needs constant power to remember the state, referred to as volatile memory (VM). In contrast, another is capable to remember the data without cost of power, referred to as nonvolatile memory (NVM). So far, the need for temporary and permanent data storage is fulfilled by the complementary metal-oxide-semiconductor-based memories, i.e., VM-type dynamic random-access memory (DRAM) and static random-access memory (SRAM) and NVM-type flash memory. The recent progress has experienced the “memory wall”, i.e., the speed gap between logic and memory. To overcome the critical system performance bottleneck and fundamental limitations associated with shrinking device size and increased process complexity, emerging NVM (eNVM) with exciting architectures have been proposed. In semiconductor technology innovation, high-performance computing is the driving tool. However, in the era of internet of things (IoT), consumer electronics is moving toward data-centric applications, with new requirements such as ultra-low power operation, low-cost design, high density, highly reliable, longer data storage capability, etc. This review gives an overview of the baseline, prototype, and eNVM devices, with challenges associated with and application

of the same. More precisely, this review explores resistive random-access memory (RRAM) devices with the switching mechanism, device engineering, and applications. Finally, the current-state-of-art eNVM devices and their performance analysis are discussed.

1.1. Background

Figure 1a shows the classification memory devices. Till now, a single memory is not enough to do all things together. In general, SRAM is a fastest one with “write”/“erase” speed of 100 ps, but the six-transistors-based design takes up a lot of space on wafer. The one-transistor-one-capacitor (1T1C)-based DRAM is an available solution; however, due to the leaky capacitors, the data storage capacity is very much limited. In contrast, the cost-effective, nonvolatile 1T based flash memory is very useful for mass storage applications and holds the biggest share of the semiconductor memory market [1]. Unfortunately, the enormous growth of baseline technologies has experienced the bottleneck of device scaling due to physical limitations. Additionally, flash memory devices suffer with high voltage, low-speed operation, and poor endurance, as compared to DRAM. Highly nonvolatile, scalable, cheap memory technology with ultra-fast, low power, ultra-high endurance and retention capacities are the requirements of next-generation technologies [2]. The need of time has enhanced the research area to find out the suitable alternative NVM [3] which can fulfill the high demand for performance for the regular industrial adoption. As compared to the existing baseline memories, a new technology is expected to be ultra-low-power, high-speed, highly cost-effective scalable device with highly reliable endurance [4]. Apart from the baseline devices, the memories available with prototype test chips or in early production stage is categories as “prototype”. In prototype category ferroelectric random-access memory (FeRAM), phase change memory (PCM), magnetic RAM (MRAM), and spin-transfer-torque RAM (STTRAM) are the available options. Figure 2 shows the advantages and disadvantages for all of those baseline and prototype memory technologies from the 2013 International Technology Roadmap for Semiconductors (ITRS) Emerging Research Devices (ERD) chapter [3]. Several factors dominate the adoption of prototype technologies. The performance of the prototype NVM must have to be better if not then at least equivalent to the existing baseline technologies.

Some of the devices from the prototype list are still considered to be emerging technology because of lack of in-depth understanding. The eNVM devices are often explored with novel structure design with new material adoption. In such devices, the novel mechanism is beyond the classical electronic process of silicon devices, which involves quantum mechanical phenomena, redox reaction, phase transition, spin-state, molecular reconfiguration, etc. More importantly, the simple two-terminal eNVM devices provide enough ground to adopt the high-density crossbar architecture.




Figure 1. Schematic illustration of the (a) classification of memory devices and (b) classification of selector devices.

		Baseline technologies					Prototype technologies		
		DRAM		SRAM	Flash		FeRAM	STT-MRAM	PCM
		Stand-alone	Embedded		NOR	NAND			
Memory Type		Volatile Memory			Non-volatile Memory				
Cell Elements		1T1C		6T	1T		1T1C	1(2)T-1R	1T(D)-1R
Feature size F, nm	2013	36	65	45	45	16	180	65	45
	2026	9	20	10	25	> 10	65	16	8
Cell Area	2013	6 F ²	(12-30) F ²	140 F ²	10 F ²	4 F ²	22 F ²	20 F ²	4 F ²
	2026	4 F ²	(12-50) F ²	140 F ²	10 F ²	4 F ²	12 F ²	8 F ²	4 F ²
Read Time	2013	< 10 ns	2 ns	0.2 ns	15 ns	0.1 ms	40 ns	35 ns	12 ns
	2026	< 10 ns	1 ns	70 ps	8 ns	0.1 ms	< 20 ns	< 10 ns	< 10 ns
W/E Time	2013	< 10 ns	2 ns	0.2 ns	1μs/10 ms	1/0.1ms	65 ns	35 ns	100 ns
	2026	< 10 ns	1 ns	70 ps	1μs/10ms	1/0.1 ms	<10 ns	<1 ns	<50 ns
Retention Time	2013	64 ms	4 ms	-	10 y	10 y	10 y	>10 y	>10 y
	2026	64 ms	1 ms	-	10 y	10 y	10 y	>10 y	>10 y
Write Cycles	2013	>1E16	>1E16	>1E16	1E5	1E5	1E14	>1E12	1E9
	2026	>1E16	>1E16	>1E16	1E5	1E5	>1E15	>1E15	1E9
Write Voltage (V)	2013	2.5	2.5	1	8-10	15-20	1.3-3.3	1.8	3
	2026	1.5	1.5	0.7	8	15	0.7-1.5	<1	<3
Read Voltage (V)	2013	1.8	1.7	1	4.5	4.5	1.3-3.3	1.8	1.2
	2026	1.5	1.5	0.7	4.5	4.5	0.7-1.5	<1	<1

T: transistor, C: capacitor, D: diode, R: resistor

Figure 2. Performance comparison of current baseline and prototype memory technologies [3].

1.2. Prototype Nonvolatile Memory Technology

There are mainly four different kinds of memory devices in this section, i.e., FeRAM, PCM, MRAM, and STT-RAM. Point to note, apart from FeRAM devices, the rest are still very much in research; hence, they can also be considered to be partially prototype or eNVM. However, this review considers all of them as prototype devices, as their prototype chip is well-known. Additionally, all of those technologies are considered to be prototypes by the 2013 ITRS-ERD chapter [3].

1.2.1. Ferroelectric Random-Access Memory

The FeRAM is a prototype nonvolatile NVM based on 1T1C structure [5]. Structurally, both the FeRAM and DRAM designs are very similar. The capacitor material is the major difference among those designs. Unlike the conventional dielectric in DRAM, the nonvolatility of FeRAM mainly depends on the ferroelectric-layer-based capacitor. Generally, as compared to the dielectric constant of DRAM, the dielectric constant of ferroelectric materials is high because of the formation of semi-permanent electrical dipole. The schematic representation of a typical FeRAM cell is shown in Figure 3a. Several types of material engineering have been used to fabricate FeRAM cells. Reports show that there is a huge impact on defect engineering of ferroelectric materials [6]. The switching mechanism of FeRAM devices is driven by the polarization of the ferroelectric capacitor. With an external electric field, the dipoles will be aligned according in the field direction, resulting in a small shift in the atomic positions. Simultaneously, a shift in electronic charge distribution will be obtained in crystal structure. After the removal of the field, the dipoles are memorized by the polarization state, as shown in the schematic hysteresis behavior depicted in Figure 3b.

Digitally, the electric polarization states can be denoted as 0 or 1. Though the basic functionality is similar to DRAM, in FeRAM, destructive reading is the major disadvantage. Compared with DRAM, the FeRAM is highly nonvolatile, as it can retain stored information for 10 years, with long endurance of $>10^{14}$ cycles. As compared to NAND flash memory, FeRAM is faster, with a write and read speed of 65 and 40 ns, respectively. A typical NAND flash can be operated at 15 V to write and 4.5 V to read, but FeRAM can work only at 3.3 V to write and 1.5 V to read. Even after several advantages over the baseline memories, FeRAM has major scalability problems. The smaller the cell size is, the less

space it takes up on the silicon wafer, thus increasing the device yield at a low cost. Several companies, including Ramtron and Texas Instruments, are producing FeRAM at a large scale and also investing in research for the improvement of scalability in FeRAM technology.




Figure 3. Schematic illustration of the (a) ferroelectric random-access memory (FeRAM) device structure and (b) the hysteresis behavior; (c) the structure of phase change memory (PCM) and (d) the I–V switching, (e) spin-transfer-torque RAM (STTRAM) structure, (f) ferroelectric field effect transistor (FeFET) design, (g) ferroelectric tunnel junction (FTJ) structure, and (h) carbon nanotube (CNT)-based carbon memory device structure.

1.2.2. Phase Change Memory

PCM is an NVM, mainly based on chalcogenide glass, and is sometimes referred to as CRAM. The switching in PCM is based on the presence of two different solid-state phases, i.e., crystalline and amorphous with different electrical resistivity. The information-storing ability in PCM is provided by the transition between the low resistive crystalline phases to high resistive amorphous phase [7]. The transition from amorphous to crystalline phase is the speed-determining step, known as SET switching. Reverse transition from crystalline to amorphous phase is the power-limiting process which is known as RESET switching. The schematic representation of a simple PCM cell is shown in Figure 3c. Generally, due to high processing temperature, a post-fabrication PCM cell is in crystalline phase with a low resistance state (LRS). The external electrical current pulse for a shorter period of time can RESET to a high resistance state (HRS) and switch the PCM from crystalline to amorphous phase. To restore the crystalline phase by SET switching, a medium electrical current pulse between the crystallization and melting temperature, with a sufficiently longer period of time to crystallization, is needed. Figure 3d shows the typical current–voltage (I–V) curves of the PCM cell. Both the SET and RESET curves are superimposed once the device is ON, whereas a gap is present at the OFF region due to phase transition, which allows a small amount of read voltage to perform read operation. So far, the switching mechanism of Ge-Sb-Te (GST)-based PCM devices has been studied thoroughly.

PCM is a faster device as compared to the flash technology [8]. Typically, a PCM can be operated with high speed of 100 ns, with lower operating voltage and better endurance capabilities than flash memories. Memory giants like IBM, Infineon, Samsung, and Macronix have demonstrated prototypes of PCM chips and have further promoted the mass production with three-dimensional cross-bar arrays by collaborations between Intel and Micron. However, research is ongoing to simplify the processing of PCM, to optimize power efficiency, to reduce RESET current, and to lower the switching power. To date, PCM devices possess a nanometer-scaled phase transition, longer retention and endurance at smaller dimensions, high power efficiency using thinner films, scaling of threshold

voltage (V_{TH}), etc. However, the PCM cell size very much limited by the selector devices such as bipolar junction transistor (BJT), vertical transistor, and even diode.

1.2.3. Spin-Transfer Torque Random Access Memory

STTRAM is a type of MRAM which is based on magnetic tunnel junctions (MTJs) [9], with the configuration of 1T1MTJ, as shown in Figure 3e. In MTJ, two ferromagnetic (FM) layers—one has fixed magnetic orientation, and the other has free magnetic orientation—are usually separated by a tunnel oxide barrier. The parallel magnetic orientation of both FM layers (typically 1–2 nm MgO) is the LRS of the cell, and the anti-parallel magnetic alignment switches the cell in HRS. As compared to typical MRAM design, STTRAM has high scalability, simple architecture, lower power consumption, and faster operation.

The writing speed of STTRAM is faster than flash, FeRAM, and PCM technology. The endurance of STTRAM ($>10^{12}$ cycles) is much better than flash and PCM, with good data retention properties. A 64MB with 90 nm CMOS-process-based STTRAM device is already in its early commercialization stage [10]. Everspin and Buffalo Technology are actively taking part for the production of STTRAM. The STTRAM chip can be used for embedded and standalone devices, as claimed by Avalanche. STTRAM technology is still facing some critical challenges, like small ON/OFF tunneling magneto-resistance ratio, well-designed read scheme, selector dependent critical size, size and current scaling without effecting thermal stability, etc. To improve those critical needs, research in this topic is still in progress. The recent progress in spintronic gives some light to this technology; for instance, a small electric bias induced a large change in magnetic anisotropy, i.e., voltage-controlled magnetic anisotropy in Fe(001)/MgO(001) junction may reduce the switching power of STTRAM, and a giant spin hall effect in heavy metals may improve the reliability of STTRAM.

2. Emerging Nonvolatile Memory Devices

In this group, several devices are available. Generally, the mechanisms of eNVM devices are beyond the conventional mechanism of baseline devices. So far, the performances of the eNVM devices are inbetween storage and memory. A high-performance eNVM can act as storage class memory which can mitigate the gap between storage and memory devices like NAND flash and DRAM. A comparison of eNVM devices is shown in Figure 4.

Memory Type	Emerging Ferroelectric		Carbon	Mott	Macro-molecular	Molecular
Subclass	FeFET	FTJ				
Storage mechanism	Remnant polarization on a ferroelectric dielectric	Giant tunnel electro-resistance	Multiple mechanisms	Multiple mechanisms	Multiple mechanisms	Multiple mechanisms
Cell Elements	1T	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R	1T1R or 1D1R
Device type	FET with FE gate insulator	M-FJT-M M-FJT-Semi-conductor	Nanotube, amorphous carbon, graphene	Mott transition	M-I-M(NC)-I-M	Bi-stable switch
Advantages	Excellent endurance. Scalability.	Large ON/OFF ratio. High speed, low power.	Scalability.	High speed switching. Low write energy.	Control over structure. Simple processing.	High scalability. Low switching energy.

Figure 4. Advantages of different emerging nonvolatile memory (NVM) technologies [3].

2.1. Emerging Ferroelectric Memory

Emerging FeRAM is a major eNVM technology which is subdivided into two categories: ferroelectric field effect transistor (FeFET) [11] and ferroelectric tunnel junction (FTJ) [12,13]. As compare to the conventional 1T1C design of FeRAM, the structural design of FeFET is very simple based on 1T structure with a ferroelectric-material-based gate oxide, as shown in Figure 3f. Under a positive bias on top electrode, the polarization in FeFET devices will be in a downward direction. In such

situation, the channel will be under inversion mode, which leads to the low the resistance and ON state. In reverse action, by applying negative pulse on the top electrode, the upward polarization will make OFF state with high resistance, as the channel will be in depletion mode. Hence, the device is completely field-driven at the transistor gate, with minimal leakage current, leading to low power switching. In a simple way, the concept of FeFET is similar to flash memory, where data storage is performed by ferroelectric polarization. The switching speed of FeFET is as fast as 20 ns. However, several key challenges, like endurance, retention, write/erase disturbs, and CMOS process integrations, are still critical for FeFET technology.

Figure 3g shows the basic structure of an FTJ. An external electric field is essential to polarize the ferroelectric layer. Applied negative voltage on the top electrode will direct the polarization toward the top, and the resulting average barrier height will be lowered, thus producing a high current and ON state. In contrast, the direction of the polarization will be reversed with a positive voltage on the top electrode. In this situation, the average barrier height will be increased and will block the current flow, resulting in an OFF state. As compared to conventional FeRAM devices, the non-destructive readout is a major advantage of the FTJ; however, endurance and retention are still problematic.

2.2. Memory Devices with Various Mechanisms

2.2.1. Carbon Memory

If an eNVM is based on carbon nanotube (CNT), amorphous carbon, and graphene, then, in general, that device refers as carbon memories sometime as nano-RAM (NRAM). The concept of NRAM was first proposed by Nantero [14]. The cell of NRAM consists of 1T1R or 1D1R, as shown in Figure 3h. In the CNT-based devices, the contact between CNTs can define the ON and OFF states of the device. Under suitable biased conditions, the device will be in the ON state if the CNTs are in contact; in reverse, the device will be in the OFF state if the CNTs are not in contact. However, the carbon-based technology is not matured, as the physics behind this technology is not yet understood properly.

2.2.2. Mott Memory

Based on the principle applications of Mott insulators, a Mott Memory is designed. The materials which can go through the metal-to-insulator transitions are especially useful to this kind of applications [15]. The electronic–structural phase changes in the complex oxide thin films can develop the memory phenomena.

The Gibbs-free-energy-modulation-based working principle is the driving force of writing and reading operations of the Mott memory devices, as illustrated in Figure 5. With external stimulation, the initial stable phase, i.e., state “0”, can be broken by a phase transition process, and the system goes through to the metastable phase, i.e., state “1”. One can consider that the system resistivity can undergo a transition from an insulating to a metallic phase. Hence, the stability of the state depends on the kinetics of the phase transition. If the kinetic energy barrier is higher than the thermodynamic driving force, the device can experience a stable metastable state “1”, and the memory behaves as eNVM one (Figure 5d). In reverse, for a small kinetic energy barrier, the memory behaves as VM one (Figure 5e). The behavior is also thermally dependent. It is also possible to realize VM and NVM operations within a single material system in optimized temperatures. As compared to DRAM and SRAM memories, the major advantage of Mott memories is its two-terminal design with cross-point array with $4F^2$ cell area size (F is the minimum chip feature size) with faster Mott transitions than Flash. The demonstrated write energy per transition is sub-100 fJ in a Mott memory, which can be further scaled down with area scaling.

2.2.3. Macromolecular Memory

Macromolecular materials, such as polymers, have a huge impact on the design of eNVM and are generally known as macromolecular memory or organic memory. A macromolecule is a

very large molecule with high atomic density, and it is typically composed of 10^2 to 10^3 atoms or more. In this category, several materials, such as synthetic and biological polymers, polyelectrolytes, etc., are available. Point to be noted, CNTs and graphene also can be considered as macromolecules. In this kind of eNVM device, mainly carbon atoms or sometimes silicon atoms are connected in a chain. By incorporating hydrogen or other hetero atoms, such as oxygen, nitrogen, and sulfur, the chemical structure can be modified. Macromolecular memory can be fabricated by using different structural designs, such as single-layer or multilayer macromolecular memory and defect engineered (with or without nanocrystals (NCs)) macromolecular memory. To reduce fabrication cost, this type of memory can be fabricated by using printing technology and is mechanically very flexible, with the potential for device scaling.




Figure 5. (a) Illustration of Gibbs free energy variation of stable phase (state “0”) and metastable phase (state “1”) of a typical Mott memory under writing and reading operations. Stable phase is at the equilibrium system at constant temperature, where ΔG is the free energy difference between state “0” and state “1”. (b) The external energy driven phase transition from state “0” to state “1”. (c) In state “1”, after the writing signal removal an energy barrier (G_B) will be faced by the system. (d) Before the transition from “1” to “0”, the system will behave as NVM if the energy barrier is large. (e) If the energy barrier is small, the system can behave like VM. (f) For the transition from “1” to “0”, another external signal is necessary.

2.2.4. Molecular Memory

In general, a molecular memory is designed with a top electrode/molecule layer/bottom electrode structure. Due to easily understood redox behavior, the redox-active molecules are grabbing much attention to develop this technology. However, the molecular memory devices still need much attention, as the data storage mechanism can be varied with structure design such as redox-active molecular memory, solid-state molecular memory, nano-wire- or nano-tube-based molecular memory, etc.

A performance comparison of emerging FeRAM and other eNVM devices is shown in Figure 4. Although several eNVMs are driving in the research sector, the adoption of new memory is very much depending on several performance factors, such as scalability potential, speed, energy efficiency, ON/OFF ratio, reliability, thermal stability, CMOS technology compatibility, CMOS architectural compatibility, and cost effectiveness. Among those emerging devices, resistive random-access memory (RRAM) is the most promising eNVM for next-generation electronic devices, as shown in Figure 6. The performances of the prototype and emerging NVM are summarized in Figure 7 [16].




Figure 6. As compared to other devices, RRAM is showing better performance. (Reproduced from [Solid-State Electron. 2016, 125, 25–38], with the permission of Elsevier Publishing [2].)

Parameters	Prototypical Memories			Emerging Memories					
	Fe-RAM	STT-MRAM	PC-RAM	Emerging ferroelectric	Nano-mechanical Memory	Redox Memory	Mott Memory	Macromolecular Memory	Molecular Memory
Scalability	🔴	🟡	🟢	🟡	🔴	🟢	🟡	🟡	🟢
MLC	🔴	🔴	🟢	🔴	🔴	🟢	🟡	🟡	🔴
3D Integration	🔴	🟡	🟢	🔴	🔴	🟡	🟡	🟢	🔴
Fabrication cost	🟡	🟡	🟢	🟡	🔴	🟡	🟡	🟢	🟡
Endurance	🟢	🟢	🟡	🟢	🔴	🟢	🟡	🔴	🟡
Symbol	Scalability			MLC	3D Integration	Fabrication cost	Endurance		
🔴	$F_{min} > 45 \text{ nm}$			Difficult	Difficult	High	$< 1E5$		
🟡	$F_{min} = 10-45 \text{ nm}$			Feasible	Feasible	Medium	$< 1E10$		
🟢	$F_{min} < 10 \text{ nm}$			Solution anticipated	Difficult	Potentially low	$> 1E10$		

Figure 7. Performance comparison of prototype NVM and emerging NVM technologies [16].

3. Resistive Random-Access Memory Devices

As compared to the prototype NVM devices for the next-generation memory applications, the merging RRAM is one of the most promising technologies, as shown in Figure 8a. In RRAM, the repeated change of the internal resistance state allows users to store information. As compared to the other technologies, RRAM devices have several advantages. Due to the high endurance of $>10^{12}$ cycles with speed $<1 \text{ ns}$, RRAM is a potential alternative to the DRAM technology [17–19].

As compare to flash devices, RRAM can work with 1 V [20], with a scaled structure down to $<5 \text{ nm}$ [21]. In a simple form, RRAM is a two-terminal element with metal–insulator–metal (M–I–M) stack in which the resistance state can be varied from a high resistance state (HRS) to a significantly low resistance state (LRS) or viceversa. The two metal layers are top electrode (TE) and bottom electrode (BE) of RRAM. Depending on the design, requirements, and the type of RRAM, the metal layer can be inert or active materials. Verity of materials are being explored as the resistive switching (RS) insulating layer, such as, binary/multinary oxide [22–26], chalcogenides [27,28], and organic compounds [29,30], along with the defect engineering structures (Figure 8c). The basic structure of RRAM with crossbar design is shown in Figure 8b. The two-dimensional crossbar RRAM array with a simple design provides integration facility with a small size of $4F^2$ [31,32]. The three-dimensional (3D) architectures can further increase the density of the RRAM array with increasing stacking layers [33,34], with reduced size to $4F^2/n$, where n is the number of stacking layer. In general, a typical as-prepared RRAM cell maintains an HRS, which can be changed by an initial formation process with applied bias with suitable current compliance (I_{CC}). The forming voltage is usually high as compared to the operating voltage during RS process. The ON transition from HRS to LRS is known as the SET process, and the RESET process is the OFF transition from LRS to HRS.




Figure 8. (a) Illustration of major emerging nonvolatile memory devices and applications. Major emerging NVM devices are PCM, STT-RAM, and RRAM; however, the PCM and STTRAM technologies are also considered as prototype memory. Among those alternatives, RRAM is a promising candidate in the field of memory, novel architecture, neuromorphic computing, and in security. (b) Schematic of a 3 × 3 array of cross-bar RRAM devices, with ① selected one under biasing condition only, ② half-selected cells, and ③ unselected cells. (c) A single RRAM cell also can be constructed with defect engineering. (d) The general I–V characteristics of RRAM cells.

Depending on I–V characteristics, the RS can be three types, i.e., unipolar switching, bipolar switching, or nonpolar switching, as illustrated in Figure 8d. Unipolar switching is based on the thermochemical-effect-induced conductive filament formation and dissolution process, in which SET and RESET occur under the same direction, with an advantage of high resistance ratio (HRS/LRS). However, high RESET current, poor uniformity, and low reliability are the key challenges of unipolar switching. In bipolar switching, the SET and RESET occur with the opposite bias polarity with the RS process, either filamentary or non-filamentary. The nano-ionic redox effect is the key of RS in filamentary RRAM. So far, a higher endurance (>10¹²) and higher operation speed (<1 ns) are demonstrated for bipolar RRAM as compared to unipolar devices. In the non-filamentary RRAM device, control of the tunneling barrier is the key parameter, where RS takes place due to the change in tunneling mechanism near the interface of metal and insulator. Generally, non-filamentary RRAM devices are forming-free in nature with uniform switching behavior, as compared to the filamentary device. Though the performance of the RRAM cell is satisfactory, the large-scale array faces several problems, including sneak leakage paths. Device nonlinearity factor “nonlinearity = $\frac{I \times V_R}{I \times \frac{1}{2} V_R}$ ”, which is the ratio of current at read voltage (V_R) to the current at half of V_R, is an important parameter to achieve high-density memory. Selector devices are therefore essential for large-scale crossbar array integration. In general, for the non-filamentary RRAM nonlinearity is good as compared to the filamentary RRAM, but the retention behavior needs further optimizations.

3.1. Journey of Resistive Switching Memory and Evolution of Structural Design

The historic discovery of a large negative differential resistance was observed in five anodic oxide materials, SiO_x, Al₂O₃, Ta₂O₅, ZrO₂, and TiO₂, by T. W. Hickmott, in 1962 [35]. The similar phenomena have been observed in the following years [36,37]. A few years later, in 1967, Simmons et al. [38]

and Varker et al. [39] had indicated the possible application of RS in memory technology. Over time, several materials and systems have been studied to perform RS and to understand the physics behind the switching. Pagnia and Sotnik [40] has reviewed the development of RS up to the mid-1980s. In the quest of finding an alternative to silicon-based memories, RS technology became the attractive area of research from the late 1990s. In 1998, the first patent of RS based on the active metal ions was published by M. N. Kozicki et al. [41]. Although from late 1960s to the beginning of the 21st century, several reports had identified the possible applications of RS [42], in 2002, Zhuang et al. [43] reported the first practical application of RS in a fabricated 1T1R 64bit RRAM array based on $\text{Pr}_{0.7}\text{Ca}_{0.3}\text{MnO}_3$, using a 0.5 μm CMOS process line. In 2004, Samsung Electronics reported binary transition-metal-oxide-based RRAM integrated with 0.18 μm CMOS process [22]. The RRAM device promises high performance with good SET/RESET cycles of 10^6 and read cycles of 10^{12} , along with the capability to function even at 300 °C. The architectural development of RRAM was started from the same year, by introducing the crossbar design by T. Sakamoto et al. [44]. The simple two-terminal crossbar design became the boost for the RRAM technology. Parallel to the structural development, scientists put efforts to improve the device performance and also to understand the basic device physics. A detail study of SrTiO_3 -material-based RRAM device was published in 2006, by a group of researchers from Forschungszentrum Jülich, Germany [45]. In 2008, the Industrial Technology Research Institute, Taiwan [46], reported the possibility of high temperature multilevel operation in HfO_x -based RS with 1T1R memory cell integrated with 0.18 μm CMOS technology, showing the possibility of high-density memory.

A simple two-terminal structure of RRAM provides a huge opportunity to invent novel and advanced architecture. New structure engineering with 3D horizontal or vertical crossbar design put forward RRAM technology for high-density applications. The crossbar is a useful architecture which is basically the fourth fundamental passive circuit element named as memristor (memory-resistor), which was invented in 1971, by Leon Chua [47]. Later on, in 2008, a group of scientists from HP Labs researched the existence of RS behavior in a simple Pt/TiO₂/Pt-based memristor structure [48], which is the most promising design due to its inherent $4F^2$ cell size and 3D integration possibilities for mass storage devices. In 2009, ultra-high-density vertical RRAM was reported by H. S. Yoon et al. [49]. In the same year, high- κ Ta₂O₅-based RRAM with an ultra-low current operation of 5 pA was reported [50]. Using an advanced nano-injection lithography technique, in 2010, the National Nano Device Laboratory, Taiwan, addressed the scalability potential of a sub-stoichiometric WO_x-based RRAM below 10 nm [51]. Along with the technological developments of RRAM, the theoretical understanding has been developed equally [52–59].

Technological development of RRAM devices is very limited by proper understanding of the composition, structure, and dimensions of switching filament/s. It is also reported that the scalability potential of active metal-ion-based filament can hit the atomic limit. Previously, SET/RESET characteristics [60], effect of switching parameters [61], switching mechanism [62], filament structure, and growth [63] processes were studied in detail. D. H. Know et al. [64] reported the atomic structure of the conductive nanofilament in TiO₂-based RS devices. The unprecedented development of RRAM scaled down the RESET current to 23 nA for a nitrogen-doped AlO_x RRAM device with 1T1R structure [65], in 2011, and the endurance of RRAM hit over 10^{12} program/erase cycles for a RS device, which was based on a bilayer TaO_x material with a $30 \times 30 \text{ nm}^2$ crossbar structure, reported by Samsung Electronics [18]. The device was equally capable of switching with a 10 ns RESET and SET pulses. In January 2012, “Elpida Memory” announced a prototype RRAM based on 50 nm process technology with a capacity of 64 Mbits [66]. In the same year, Panasonic launched its Ta₂O₅ based 1T1R RRAM cell integrated with 0.18 μm CMOS technology [67]. The scalability of RRAM devices has been demonstrated at the ultimate scalability potential with a feature size of 5 nm [68]. In 2015, 3bit per cell storage capacity was achieved for a TaO_x-based RRAM [69]. Ultra-low-power RRAM for 3D vertical nano-crossbar arrays was reported by Q. Luo et al. in 2016 [33], based on HfO₂/CuGeS structure. In the next few years, graphene and 2D materials grabbed attention to develop the RRAM

technology [70–72]. In recent years, the controllability of metallic-Cu-atom-based filament in RS devices scaled down to single atomic level with 6bits of storage capacity [73]. Moreover, several other effects, like ferromagnetic, optical, and superconducting properties, combined with RRAM have been reported [74–76]. The further development of RRAM technology is boosting the new applications like brain-inspired computing, hardware security, and internet of things (IoTs).

A schematic illustration of material engineering of RRAM devices is shown in Figure 9. The complete stack can be engineered by various methods. For the electrode layer, the consideration of several factors, like work function, free energy of oxidation, thicknesses, etc., is important. The insulating layer can be designed as a single-layer, multiple-layer, or with defect engineering. The impact of unwanted interfacial layer between metal and oxide layers can be avoided by inserting an additional interfacial layer, which can improve the adhesion and mechanical stability and stabilize the local oxygen migration. Several systems are involved in this kind of structure engineering, such as atomic layer deposition (ALD), physical vapor deposition (PVD), pulsed laser deposition (PLD), chemical vapor deposition (CVD), oxidation processes, sol-gel technique, etc.




Figure 9. Illustration of material engineering and useful systems to design RRAM devices.

3.2. Different Types of Switching in RRAM Devices

Based on switching mechanisms, the RRAM devices can be categorized into several groups [77]. The physics behind the switching process in RRAM not only depends on the materials but also on the device fabrication process, systems, and device operation. Among several types of RRAM devices, the electrochemical metallization (ECM) type, valance change memory (VCM) type, and thermochemical reaction type are mostly investigated. Due to excellent power scaling onto few-pW level, superior scalability of filament up to atomic level, with simple fabrication process steps, the ECM and VCM devices are the center of attraction of research.

3.2.1. Electrochemical Metallization Type

In ECM, one electrode material must be an active electrode (AE), and the other is inert or a counter electrode (CE). Cu and Ag metals are usually used for AE. Based on cation migration process, the formation and rupture of the conductive filament (CF) is the switching principle of ECM devices. Under biased condition, the mobile ions, like Cu^{2+} or Ag^+ from AE, directly participate in the RS event. The CF forms via electrochemical dissolution process from AE and finally re-deposits on the CE. Due to the metallic-bridge-based filament formation, the ECM device is also known as conductive bridging RAMs (CBRAMs), programmable metallization cells (PMCs), or gapless-type atomic switches [78–82]. In 1976, Y. Hirose et al. [83] reported the optical microscopic evidence of ECM switching. In ECM,

although Cu and Ag are the standard AE materials, there are several other options available such as Ni [84], Al [85], Ti [86], Zn [87], Nb [88], Au [89], etc. However, till now, Ag and Cu have mostly been used as AEs due to their physical advantages, e.g., Ag^+ and Cu^{2+} can electrochemically dissolve very easily because the standard electrode potentials for Ag^+ (0.8 V) and Cu^{2+} (0.34 V) are much smaller as compared to the other metals, like Pt^{2+} (1.19 V), Au^+ (1.83 V), etc. Additionally, the standard Gibbs free energy of formation of oxides for Ag and Cu is much lower than other metals, like Ir, Pt, Ni, etc. According to the classical ECM theory, the growth process of metallic filament depends on three consecutive steps. Considering M as metal atoms and M^{z+} as metal ions, we get the following:

- In AE, i.e., anode side, the oxidation reaction will take place ($M \rightarrow M^{z+} + ze^-$).
- Electro-migration of M^{z+} ions from anode to cathode, i.e., CE direction.
- On top of CE, the reduction of M^{z+} ions forms metal atoms ($M^{z+} + ze^- \rightarrow M$). This is the nucleation process followed by the growth mechanism.

After the growth process, the complete formation of metallic-filament can conduct the RS event. However, for different material systems and structure of the ECM cell, the growth direction of filament can be different. Depending on the material of the system, there are several ECM devices, such as solid-electrolyte-based ECM, oxide-electrolyte-based ECM, organic-electrolyte-based ECM, etc.

In the solid-electrolyte-based ECM, the RS follows the classical theory of ECM. The conventional ECM devices can be designed with H_2O [90,91], Ag-Ge-Se [92,93], Ag_2S [94], GeTe [95], GeS [96], etc. In the solid-electrolyte-based ECM devices, the filament growth direction is from CE to AE. The typical I–V characteristics of an ECM device based on Ag/Ag-Ge-Se/Pt structure is shown in Figure 10a. The as-fabricated device is in OFF state. Under a positive bias on AE, an oxidation process will take place at AE, and the Ag^+ ion will start to move toward the CE. The reduction process will take place at CE. The Ag nuclei will start to form on CE, followed by a growth process of the filament from CE to AE side, resulting in ON current. A negative bias on AE will break the filament and RESET the device. As compared to the conventional solid electrolytes, the oxide electrolytes have lower solubility and diffusion coefficients of metal ions. The metal ion flux in a particular electrolyte system is the determining parameter of the ionic conductivity. The Cu ion flux is 10 orders of magnitude lower in the oxide electrolyte, as compared to the solid electrolyte systems; hence, the ionic conductivity in oxide electrolyte is lower than the conventional electrolyte systems. In oxide-electrolyte-based ECM, the growth direction of filament is from AE to CE. The similar filament growth direction can be observed in the organic-electrolyte-based systems [97].




Figure 10. (a) Schematic I–V characteristics of electrochemical metallization (ECM) device with switching mechanism in conventional solid-electrolyte-based devices. (b) Illustration of the filamentary switching mechanism in VCM devices.

3.2.2. Valance Change Memory Type

Generally, the transition metal oxides with inert type of metal electrode are suitable for VCM type devices. The oxygen vacancy (V_O)-type defects are the driving element of this kind of devices. In the VCM-type system, the inert electrode materials are not easily oxidized, such as Pt, Au, Ir, etc. Usually, the other electrode material is an oxygen-scavenging layer, like Ti. Several oxide materials, like TiO_x [98], NiO_x [99], HfO_x [100], TaO_x [101,102], AlO_x [103,104], WO_x [105], and nitrides such as AlN [106] and NiN [107], have been studied rigorously. In those systems, due to field-driven migration of positively charged V_O or nitrogen vacancies (V_N), the valence of oxides or nitrides will be changed. A VCM system can be classified as filamentary switching and interface switching.

In filamentary VCM devices, the RS event takes place due to the formation of vacancy-based filament. Figure 10b shows the schematic illustration of the filamentary switching mechanism in VCM. Under a positive voltage on TE, the oxygen ions drift toward the top interface and accumulate if the TE is made by inert metal like Pt; however, for oxidizable metal like Ti, the non-lattice oxygen ions will form an interfacial oxide layer. In any case, the TE/insulator interface will behave like an oxygen reservoir. The process conducts the initial soft breakdown due to a high electric field, and this is known as the forming process. Generally, the voltage required for the RS event is lower than the forming. The size and thickness of the filament can increase or decrease with the increasing or decreasing current compliance. In non-filamentary-type VCM devices, the tunnel barrier thickness modulation is the key of the switching process [107,108]. In general, the ON/OFF ratio in non-filamentary devices is lower than the filamentary VCM. In contrast, the switching stability is much better in non-filamentary VCM devices.

3.2.3. Defect Engineering of Resistive Memory Devices

The performances of RRAM devices are impressive, with a highly scalable design, low power consumption, and high endurance and retention behavior [109–111]. However, the improvement of performance was not so straightforward. Defect engineering is playing a key role in this development [112]. Defect engineering can be several types, such as doping engineering, nanocrystal-based design, embedded metal layer, defective electrode design, etc. Previously, the improvement of RS properties in Al_2O_3 was done by Cu doping [113], nitrogen (N) doping. The improvement in the uniformity of RS cycles with forming-free structure has been achieved with the N-doping in a Ta/ TaO_x /Pt RRAM device [114]. By controlling the doping % of the device, a good RS property has been achieved with a 3–6% N-doped TaO_x RRAM. The doping can effectively confine the filament formation in the localized region and improve the stability of the switching. The Ti-doped improvement of Cu/ ZrO_2 : Ti/Pt RRAM structure was reported by Q. Liu et al. [115], with a narrow distribution of the SET/RESET voltages and also in HRS/LRS resistances. Previously, a large amount of metal doping in RRAM devices has been reported [116]. The defects can be done by using nanocrystals (NCs). RRAM devices based on different kind of NCs, such as Ru-NC [117], IrO_x -NC [103], TiO_2 -NC [118], CdS-NC [119], and Au-NC [120], have shown the improvement over the controlled one. The inserting of NCs can affect the switching mechanism in several ways, e.g., it can improve the internal electric field, which is beneficial for the localized filament formation; the migration of NCs can form conductive filament by mass transfer process [121]; the charge trapping/detrapping mechanism is useful with NCs, the NCs in RS layer can be act as seed layer; and colloidal NCs can act as a complete switching layer. Instead of the NCs layer, a thin metal layer in RS stack can also improve the device performance, as reported previously [122]. The defect engineering process is not only suitable for the switching layer but also for the electrodes. The major advantages of the localized electric field enhancement by NCs can be utilized to design the bottom electrode layer. Several nanostructures-based bottom electrodes are reported to improve the performance of RRAM devices, such as nano-pyramid [123], nano-peak [124], arc-shaped [125], and so on [126]. A detailed review on defect engineering in RRAM is reported in Reference [127].

4. Challenges of Emerging Nonvolatile Memory Devices

So far, as compared to other prototypes and emerging nonvolatile memory devices (Figure 7), RRAM technology promises highly improved performance in device scalability, multilevel-cell (MLC) storage capacity with 6bits/cell, low-cost 3D fabrication possibility, etc. Recently, research also identify the atomic level control of the filament and the possibility to form electrically controllable break junction [73], which also can detect spin-like switching behavior in RRAM [111]. While RRAM devices are useful, there are still several challenges hindering the real applications. The uniformity and reliability of the cell-level resistive switching present a major problem. The stochastic nature of the filament is the main source of variations in RRAM devices. The performance variation is not acceptable for memory applications. To avoid the filamentary switching in RRAM devices, several solutions have been proposed. It is reported that the non-filamentary devices have higher stability. Recently, Maikap et al. [128] identified the possibility to transform the filamentary switching into a non-filamentary, by introducing dual-nanostructure engineering inside the switching matrix. Figure 11a shows the high-resolution transmission electron microscopic image of the dual-nanostructure-engineered RRAM device. The bottom electrode is designed was nano-dome with surface roughness of 8 nm, as shown in the atomic force microscopic image of Figure 11c. In the middle of the resistive switching layer, the presence of nano-crystals with 1 nm in diameter is shown in the plan-view transmission electron microscopic image of Figure 11b. The devices without nanostructure (Figure 11d) and with single nanostructure (Figure 11e) can perform filamentary resistive switching after going through a forming process. However, the devices-switching uniformity is very poor. In contrast, Figure 11f shows non-filamentary forming free highly stable switching in dual-nanostructured RRAM devices. However, though the performance is highly improved with such kind of material engineering, the fabrication process is complicated and not suitable for mass production.




Figure 11. (a) The high-resolution transmission electron microscopic image and (b) the plan-view transmission electron microscopic image of the $W/\text{AlO}_x/\text{IrO}_x\text{-NCs}/\text{AlO}_x/\text{IrO}_x$ structures. (c) The atomic force microscopic image of the nano-dome W-bottom electrode with 8 nm of surface roughness. The resistive switching performance in devices (d) without any nanostructure, (e) with single nanostructure, and (f) with dual nanostructures. Due to nonfilamentary switching in the dual-nanostructured device, highly reliable resistance states are achieved. (Reproduced from Adv. Electron. Mater. 2020, 2000209, with the permission of John Wiley and Sons Publishing [128].)

To improve the switching stability and endurance of the RRAM devices, a new concept of hybrid RRAM (HRRAM) is also demonstrated [129,130]. In this type of device, the filament is a combination

of metal-interstitials and oxygen vacancies. The formation of this kind of filament is energetically favorable. Under RESET operation, oxygen vacancies can be removed faster than the metal-interstitials; hence, during RESET, a small part of the filament will be broken, and the device can switch with less energy. In this kind of device, the proper balance between the metal-interstitials and oxygen vacancies is essential. In addition, the operation condition of the HRRAM devices is also a critical factor. To improve device performance, defect engineering can be influential; however, it is not easy to control defect distribution from cell-to-cell. As discussed, scalability is one of the major advantages of RRAM which can hit atomic dimension. Therefore, atomic-scale control of NCs in RRAM devices is a vital challenge. A multilayer RRAM may improve the performance; however, the realization of the physics behind the switching process of such a device is complicated.

The high-density RRAM is possible with 3D horizontal or vertical architecture, in which the sneak leakage path is one of the major challenges. For large size array, highly nonlinear I–V is the solution to sneak leakage paths. However, the limited nonlinearity of RRAM is a major challenge which can be overcome with the integration of selector devices. The selector device is very important in NVM technology, as summarized in Figure 1b. There are several selector devices, such as transistors, diodes, nonlinear devices, and volatile switches. A functional NVM cell is fabricated with a nonvolatile ON/OFF-switch-based storage element and a selector device (to control the behavior of the storage element). The FeFET is a 1T structure, like flash memory, which can combine with a 1T selector. The three-terminal devices have limited choice in selector. The two terminal switch elements can work with a 1T1R or 1S1R platform. Integration of a selector device on the sidewall of a 3D vertical structure is a challenging task. A low-temperature two-terminal selector is the key for the 3D stackable memories. The requirement of highly smooth sidewall for high-performance MTJ can limit the 3D design in STTRAM devices; however, theoretically it is possible. The self-rectifying nonlinear 1R RRAM device is suitable for 3D architecture. However, the two-terminal selector is required, as it can utilize either asymmetry or nonlinearity, to suppress sneak leakage paths. In summary, for baseline flash memory, the planar and 3D vertical design is suitable; for FeFET, only a planar structure is suitable; for PCM and STTRAM, both the planar and 3D stackable design are suitable; and for RRAM, all possible structures, like planar, 3D stackable, and 3D vertical, are suitable. The 1T provides better operation control, and in contrast, 1R provides high-density memory. A summary of advantages and major challenges of major eNVM devices is given in Figure 12.

	Main advantages	Key challenges
FeFET	<ul style="list-style-type: none"> • 1T cell structure • Low-power field-driven • High performance • Ferroelectric doped HfO_x 	<ul style="list-style-type: none"> • Material and processing • FEOL integration • Reliability and parasitic effects (e.g., charge trapping)
PCM	<ul style="list-style-type: none"> • Maturity • Proven performance 	<ul style="list-style-type: none"> • Reliability • Disturbance • High switching power
STTRAM	<ul style="list-style-type: none"> • High performance • Well-understood physics • Novel mechanisms (e.g., SHE, VCMA) to extend capabilities 	<ul style="list-style-type: none"> • Reducing I_c/Δ (power-stability tradeoff) • MTJ patterning and etching • BEOL thermal budget
RRAM	<ul style="list-style-type: none"> • Simplicity and low cost • High density • Versatile materials, structures, and behaviors 	<ul style="list-style-type: none"> • Reliability and failures • Stochastic mechanism and intrinsic variability • Forming

Figure 12. Advantages and challenges of the main emerging NVM technologies. (Reproduced from Solid-State Electron. 2016, 125, 25–38, with the permission of Elsevier Publishing [2].)

5. Applications of Emerging Nonvolatile Memory Devices

The eNVM devices have wide range of applications, as summarized in Figure 8a. The basic objective of an eNVM is the applicability in memory space. For example, STTRAM can replace SRAM

or DRAM, and RRAM can replace flash devices after they fulfill the basic requirements. The successful replacement of existing memory is only possible if new technologies provide significant advantages in terms of device performance and cost-effective scalability. Additionally, the performance of existing devices, product requirements, and business infrastructure are the additional entry-wall of the new technologies. In STTRAM, the speed and endurance are the major advantages; however, in RRAM, the scalability with low power operation is the key advantage which is very much needed in a high-density memory device. The 3D NAND flash is a big challenge to RRAM because of the high density and lower bit-cost. To compete with that the other capabilities of RRAM, such as low voltage operation, faster switching, and longer endurance with MLC performance is impressive. The eNVM provides excellent performance as compared to the capacity of eFlash. However, the reliability of eNVM has to be improved for embedded applications. The highly scalable eNVM candidates are alternative solutions for the embedded applications.

In general, there is a performance gap between storage and memory. For example, a flash device is nonvolatile with compromising the speed and endurance; on the other hand, DRAM device is volatile with compromising of retention. The system performance and cost can be highly affected by the gap between storage and memory. However, finding a “universal memory” to fulfill all the characteristics of different devices is very challenging. It is the need of time to design a device which can fulfill the gap between storage and memory. The concept of storage class memory (SCM) is introduced to fill up the performance gap. The eNVM, which can act as SCM, should be highly scalable and ultra-high density, with preferably MLC capacity. Till now, PCM and RRAM devices have been showing promise to hit the required performance, and they are considered to be the best suitable for SCM application. The eNVM devices can reduce the standby power of computing systems. The power budget of wireless sensor devices and the internet of things (IoT) is much restricted than the mobile devices. In such applications the baseline low-voltage SRAM devices would be suitable but suffers from large area consumption with ten-transistor. Due to the high operating voltages and power, flash memory is not suitable for such applications. Additionally, the conventional von Neumann architecture requires high power consumption and slows down the speed of the computing system. The eNVM devices are suitable in this kind of applications, and by using the simple two-terminal structures (STTRAM and RRAM), it offers advanced architectural options beyond von Neumann scope.

Brain-inspired computing, i.e., neuromorphic computing, is one of the emerging novel functionalities beyond memory space. As compared to today’s von Neumann computers, brain can perform complex tasks, such as recognition, inference, etc., with minimal power consumption. The well-known learning rule in neural network is spike-time-dependent plasticity (STDP), which is the synaptic weight modification by the pre- and post-synapse timing difference. In such applications, because of the good scalability and low power consumption, eNVM devices can achieve the synaptic density closer to the density in brain ($\sim 10^{10}/\text{cm}^2$). Both the PCM and RRAM are the major eNVMs in this category. In RRAM, the switching can be abrupt or analog type. For neuromorphic computing, a precise change of conductance is essential; hence, analog switching is very useful. Integration of such a device with CMOS technology would be a problem-solver associated with artificial intelligence. For neuromorphic applications, a high-density, low-power device with at least 5bits/cell storage is necessary. A prototype of such RRAM-based neural network of 8×8 1T1R array in the Ag-doped SiO_xN_y structure is shown in Figure 13a–c [131]. The synaptic weight update was demonstrated with special learning protocol and peripheral circuit design (Figure 13d–f). The research also identified the possibility to emulate both the short-term and long-term synaptic plasticity by using Ag-doped RRAM devices based on MgO_x , SiO_xN_y , and HfO_x . Figure 13g shows the paired-pulse measurement, and Figure 13h shows the STDP in such device. However, sometime gradual transition of resistance state is difficult during the SET of RRAM and RESET of PCM. New device engineering with “2-PCM” synapse is also proposed [132].




Figure 13. (a) The optical image of a typical 8×8 1T1R memristive neural network with the scanning electron microscope image of (b) a 1T1R device and (c) a single 1R device. (d) The input pattern, (e) peak neural current, and (f) synaptic weight at each training cycle. (g) The PP and (h) spike-time-dependent plasticity (STDP) measurements. (i) Image of circuitual arrangement of a volatile diffusive memristor device for TRNG application with the (j) one counter output in response to 1 kHz input voltage pulse. (k) Random binary out flipping states over continuous switching cycles in the TRNG devices. (Reproduced from *J. Appl. Phys.* 2020, 127 (5), 051101, with the permission of AIP Publishing [127]).

In the era of IoT, hardware security is one of the major areas of applications of eNVM devices. A point to note is that, for memory applications, the stochastic behaviors of eNVMs are undesirable, but the truly random state variations are very much usable as entropy sources for security applications. In security applications, variability of eNVM devices in terms of resistance, switching voltage, random telegraph noise, and switching yield controlled by operation conditions are important. In security applications, STTRAM and RRAM are the key contenders. In RRAM-based security systems, the randomness is useful in security applications such as physical unclonable function (PUF) and true random number generator (TRNG). In such devices, the intrinsic stochasticity is the major source of entropy changes or randomness, which can generate random numbers and is extremely useful for generating cryptographic keys. By using the variation of LRS or HRS from cycle-to-cycle and also device-to-device, variations in a TRNG can be realized. A volatile-type diffusive RRAM based TRNG using the diffusion dynamics of metal atoms in Ag-doped SiO_2 structure is reported [133]. A typical circuitual arrangement with an Ag-doped diffusive memristor, a comparator, an AND-gate, and a counter is shown in Figure 13i–k. In this case, the intrinsic stochasticity of the delay time is the source of entropy.

6. Summary

With a wide range of performance, maturity, and device scaling, eNVM devices are broadening the horizon of emerging applications. Among several alternative eNVM devices, FeFET, PCM, STTRAM,

and RRAM are the most promising. Device design, systems, materials, etc., can be influential to control the behavior of the eNVM devices. For example, depending on structure design, the switching mechanism and device operation can be controlled in RRAM. Though the dream of a universal memory is not yet fulfilled, the eNVM devices can minimize the performance gap between storage and memory. There are several challenges associated with eNVM technologies, such as cell-level and device-level reliability, variability, device yield, highly smooth structure design, etc. The eNVM provides opportunities to replace the baseline memories, play the role of SCM, investigate novel architecture, investigate brain-inspired computing systems, and design hardware security systems. The low-power eNVM can also be useful to the sensors and in IoT applications. There are still many challenges to design high-yield eNVM devices, like the manufacturing process, materials, and optimized operation for different kind of applications.

Funding: This research received no external funding.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Kahng, D.; Sze, S.M. A floating gate and its application to memory devices. *Bell Syst. Technol. J.* **1967**, *46*, 1288–1295. [CrossRef]
2. Chen, A. A review of emerging non-volatile memory (NVM) technologies and applications. *Solid-State Electron.* **2016**, *125*, 25–38. [CrossRef]
3. International Technology Roadmap for Semiconductor Industry (ITRS) Semiconductor Industry Association, Emerging Research Devices Chapter. 2013. Available online: https://en.wikipedia.org/wiki/International_Technology_Roadmap_for_Semiconductors (accessed on 1 May 2020).
4. Burr, G.W.; Shenoy, R.S.; Virwani, K.; Narayana, P.; Padilla, A.; Kurdi, B.; Hwang, H.J. Access devices for 3D crosspoint memory. *Vac. Sci. Technol. B.* **2014**, 040802. [CrossRef]
5. Ishiwara, H.J. Ferroelectric random access memories. *Nanosci. Nanotechnol.* **2012**, *12*, 7619–7627. [CrossRef] [PubMed]
6. Nishida, T.; Asahi, K.; Miura, Y.; Lu, L.; Echizen, M.; Yoneda, Y.; Kimura, H.; Ishikawa, Y.; Uraoka, Y. Fabrication of PbTiO₃ and Pt self-organized nanocrystal array structure on atomically flat surface. In Proceedings of the 2011 International Meeting for Future of Electron Devices, Osaka, Japan, 19–20 May 2011; pp. 106–107.
7. Raoux, S.; Welnic, W.; Ielmini, D. Phase change materials and their application to nonvolatile memories. *Chem. Rev.* **2010**, *110*, 240–267. [CrossRef] [PubMed]
8. Statt, N. IBM's Phase-Change Memory Is Faster than Flash and More Reliable than RAM. Available online: <https://defence.pk/pdf/threads/ibms-phase-change-memory-is-faster-than-flash-and-more-reliable-than-ram.431184/> (accessed on 1 May 2020).
9. Kawahara, T.; Ito, K.; Takemura, R.; Ohno, H. Spin-transfer torque RAM technology: Review and prospect. *Microelectron. Reliab.* **2012**, *52*, 613–627. [CrossRef]
10. Slaughter, J.M.; Rizzo, N.D.; Janesky, J.; Whig, R.; Mancoff, F.B.; Houssameddine, D.; Sun, J.J.; Aggarwal, S.; Nagel, K.; Deshpande, S.; et al. High density ST-MRAM technology. *Tech. Dig. Int. Electron Devices Meet.* **2012**, 673–676. [CrossRef]
11. Hoffman, J.; Pan, X.; Reiner, J.W.; Walker, F.J.; Han, J.P.; Ahn, C.H.; Ma, T.P. Ferroelectric field effect transistors for memory applications. *Adv. Mater.* **2010**, *22*, 2957–2961. [CrossRef]
12. Lonescu, A.M. Ferroelectric devices show potential. *Nat. Nanotechnol.* **2012**, *7*, 83–85. [CrossRef]
13. Garcia, V.; Bibes, M. Ferroelectric tunnel junctions for information storage and processing. *Nat. Commun.* **2014**, *5*, 4289. [CrossRef]
14. Mellow, C. Flash-Killer Nanotube Memory Firm Teams with Belgians to Try Again: 3 Yrs Late, and Counting—but Now Moving 'Even Faster'. 2012. Available online: <https://epo.wikitrans.net/Nano-RAM> (accessed on 3 May 2020).
15. Zhou, Y.; Ramanathan, S. Mott memory and neuromorphic devices. *Proc. IEEE* **2015**, *103*, 1289–1310. [CrossRef]
16. Banerjee, W. *Nanocrystals in Nonvolatile Memory*, 1st ed.; Jenny Stanford Publishing: Singapore, 2018.

17. Kim, Y.-B.; Lee, S.R.; Lee, D.; Lee, C.B.; Chang, M.; Hur, J.H.; Lee, M.-J.; Park, G.-S.; Kim, C.J.; Chung, U.-I.; et al. Bi-layered RRAM with unlimited endurance and extremely switching. In Proceedings of the 2011 Symposium on VLSI Technology—Digest of Technical Papers, Honolulu, HI, USA, 14–16 June 2011; pp. 52–53.
18. Lee, M.-J.; Lee, C.B.; Lee, D.; Lee, S.R.; Chang, M.; Hur, J.H.; Kim, Y.-B.; Kim, C.-J.; Seo, D.H.; Seo, S.; et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta₂O_(5-x)/TaO_(2-x) bilayer structures. *Nat. Mater.* **2011**, *10*, 625–630. [[CrossRef](#)] [[PubMed](#)]
19. Torrezan, A.C.; Strachan, J.P.; Medeiros-Ribeiro, G.; Williams, R.S. Sub-nanosecond switching of a tantalum oxide memristor. *Nanotechnology* **2011**, *22*, 485203. [[CrossRef](#)] [[PubMed](#)]
20. Gilbert, N.; Zhang, Y.; Dinh, J.; Calhoun, B.; Hollmer, S. A 0.6 V 8 pJ/write non-volatile CBRAM macro embedded in a body sensor node for ultra low energy applications. In Proceedings of the 2013 Symposium on VLSI Circuits, Kyoto, Japan, 12–14 June 2013; pp. C204–C205.
21. Tsai, C.-L.; Xiong, F.; Pop, E.; Shim, M. Resistive random access memory enabled by carbon nanotube crossbar electrodes. *ACS Nano* **2013**, *7*, 5360–5366. [[CrossRef](#)] [[PubMed](#)]
22. Hasan, M.; Dong, R.; Lee, D.S.; Seong, D.J.; Choi, H.J.; Pyun, M.B.; Hwang, H.J. A materials approach to resistive switching memory oxides. *Semicond. Technol. Sci.* **2008**, *8*, 66–79. [[CrossRef](#)]
23. Baek, I.G.; Lee, M.S.; Seo, S.; Lee, M.J.; Seo, D.H.; Suh, D.-S.; Park, J.C.; Park, S.O.; Kim, H.S.; Yoo, I.K.; et al. Highly scalable nonvolatile resistive memory using simple binary oxide driven by asymmetric unipolar voltage pulses. In Proceedings of the IEDM Technical Digest. IEEE International Electron Devices Meeting, San Francisco, CA, USA, 13–15 December 2004; pp. 587–590.
24. Kim, K.M.; Jeong, D.S.; Hwang, C.S. Nanofilamentary resistive switching in binary oxide system; A review on the present status and outlook. *Nanotechnology* **2011**, *22*, 254002. [[CrossRef](#)]
25. Sawa, A. Resistive switching in transition metal oxides. *Mater. Today* **2008**, *11*, 28–36. [[CrossRef](#)]
26. Lee, M.-J.; Han, S.; Jeon, S.H.; Park, B.H.; Kang, B.S.; Ahn, S.-E.; Kim, K.H.; Lee, C.B.; Kim, C.J.; Yoo, I.-K.; et al. Electrical manipulation of nanofilaments in transition-metal oxides for resistance-based memory. *Nano Lett.* **2009**, *9*, 1476–1481. [[CrossRef](#)]
27. Kozicki, M.N.; Yun, M.; Hilt, L.; Singh, A. *Applications of Programmable Resistance Changes in Metal-Doped Chalcogenides*; Electrochemical Society: Pennington, NJ, USA, 1999; Volume 1, p. 849.
28. Redaelli, A.; Pirovano, A.; Pellizzer, F.; Lacaita, A.L.; Ielmini, D.; Bez, R. Electronic switching effect and phase-change transition in chalcogenide materials. *IEEE Electron Device Lett.* **2004**, *25*, 684–686. [[CrossRef](#)]
29. Verbakel, F.; Meskers, S.C.J.; de Leeuw, D.M.; Janssen, R.A.J. Resistive switching in organic memories with a spin-coated metal oxide nanoparticle layer. *J. Phys. Chem. C Lett.* **2008**, *112*, 5254–5257. [[CrossRef](#)]
30. Scott, J.C.; Bozano, L.D. Nonvolatile memory elements based on organic materials. *Adv. Mater.* **2007**, *19*, 1452–1463. [[CrossRef](#)]
31. Banerjee, W.; Rahaman, S.Z.; Maikap, S. Excellent uniformity and multilevel operation in formation-free low power resistive switching memory using IrO_x/AlO_x/W cross-point. *Jpn. J. Appl. Phys.* **2012**, *51*, 04DD10. [[CrossRef](#)]
32. Prakash, A.; Maikap, S.; Banerjee, W.; Jana, D.; Lai, C.S. Impact of electrically formed interfacial layer and improved memory characteristics of IrO_x/high-kappa/W structures containing AlO_x, GdO_x, HfO_x, and TaO_x switching materials. *Nanoscale Res. Lett.* **2013**, *8*, 379. [[CrossRef](#)] [[PubMed](#)]
33. Luo, Q.; Xu, X.; Liu, H.; Lv, H.; Gong, T.; Long, S.; Liu, Q.; Sun, H.; Banerjee, W.; Li, L.; et al. Super non-linear RRAM with ultra-low power for 3D vertical nano-crossbar arrays. *Nanoscale* **2016**, *8*, 15629–15636. [[CrossRef](#)]
34. Luo, Q.; Xu, X.; Liu, H.; Lv, H.; Gong, T.; Long, S.; Liu, Q.; Sun, H.; Banerjee, W.; Li, L.; et al. Cu BEOL Compatible Selector with High Selectivity (>10⁷), Extremely Low Off-current (~pA) and High Endurance (>10¹⁰). *Tech. Dig. Int. Electron Devices Meet. (IEDM)* **2015**, 10.2.1–10.2.4. [[CrossRef](#)]
35. Hickmott, T.W. Low-frequency negative resistance in thin anodic oxide films. *J. Appl. Phys.* **1962**, *33*, 2669–2682. [[CrossRef](#)]
36. Nielsen, P.H.; Bashara, N.M. The reversible voltage-induced initial resistance in the negative resistance sandwich structure. *IEEE Trans. Electron Devices* **1964**, *11*, 243. [[CrossRef](#)]
37. Gibbons, J.F.; Beadle, W.E. Switching properties of thin Nio films. *Solid-State Electron.* **1964**, *7*, 785. [[CrossRef](#)]
38. Simmons, J.G.; Verderber, R.R. New conduction and reversible memory phenomena in thin insulating films. *Proc. R. Soc. A* **1967**, *301*, 77–102.
39. Varker, C.J.; Juleff, E.M. Electron beam recording in SiO₂ with diect read-out using the electron beam induced current at a p-n junction. *Proc. IEEE* **1967**, *55*, 728–729. [[CrossRef](#)]

40. Pagnia, H.; Sotnik, N. Bistable switching in electroformed metal-insulator-metal devices. *Phys. Status Solidi* **1988**, *108*, 11–65. [[CrossRef](#)]
41. Kozicki, M.N.; West, W.C. “Programmable Metallization Cell Structure and Method of Making”. US Patent US5761115A, 2 June 1998.
42. Beck, A.; Bednorz, J.G.; Gerber ChRossel, C.; Widmer, D. Reproducible switching effect in thin oxide films for memory applications. *Appl. Phys. Lett.* **2000**, *77*, 139. [[CrossRef](#)]
43. Zhuang, W.W.; Pan, W.; Ulrich, B.D.; Lee, J.J.; Stecker, L.; Burmaster, A.; Evans, D.R.; Hsu Tajiri, S.T.M.; Shimaoka, A.; Inoue, K.; et al. Novel colossal magneto resistive thin film nonvolatile resistance random access memory (RRAM). In Proceedings of the Digest. International Electron Devices Meeting, San Francisco, CA, USA, 8–11 December 2002; pp. 193–196.
44. Sakamoto, T.; Kaeriyama, S.; Sunamura, H.; Mizuno, M.; Kawaura, H.; Hasegawa, T.; Terabe, K.; Nakayama, T.; Aono, M. A non-volatile programmable solid electrolyte nanometer switch. In Proceedings of the IEEE international Solid-State Circuits Conference (ISSCC), Montgomery Village, MD, USA, 16–20 February 2004.
45. Szot, K.; Speier, W.; Bihlmayer, G.; Waser, R. Switching the electrical resistance of individual dislocations in single-crystalline SrTiO₃. *Nat. Mater.* **2006**, *5*, 312–320. [[CrossRef](#)] [[PubMed](#)]
46. Lee, H.Y.; Chen, P.S.; Wu, T.Y.; Chen, Y.S.; Wang, C.C.; Tzeng, P.J.; Lin, C.H.; Chen, F.; Lien, C.H.; Tsai, M.-J. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO₂-based RRAM. In Proceedings of the 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2008; pp. 297–300.
47. Chua, L.O. Memristor—the missing circuit element. *IEEE Trans. Circuit Theory* **1971**, *CT-18*, 507–519. [[CrossRef](#)]
48. Strukov, D.B.; Snider, G.S.; Stewart, D.R.; Williams, R.S. The missing memristor found. *Nat. Lett.* **2008**, *453*, 80–83. [[CrossRef](#)] [[PubMed](#)]
49. Yoon, H.S.; Beak, I.-G.; Zhao, J.; Sim, H.; Park, M.Y.; Lee, H.; Oh, G.-H.; Shin, J.C.; Yeo, I.-S.; Chung, U.-I. Vertical cross-point resistance change memory for ultra-high density non-volatile memory applications. In Proceedings of the 2009 Symposium on VLSI Technology, Honolulu, HI, USA, 15–17 June 2009; pp. 26–27.
50. Maikap, S.; Rahaman, S.Z.; WU, T.Y.; Chen, F.; Kao, M.-J.; Tsai, M.-J. Low current (5 pA) resistive switching memory using high-k Ta₂O₅ solid electrolyte. In Proceedings of the IEEE Proceedings of the European Solid-State Device Research Conference (ESSDERC), Sevilla, Spain, 14–16 September 2010; p. 978.
51. Ho, C.H.; Hsu, C.-L.; Chen, C.-C.; Liu, J.-T.; Wu, C.-S.; Huang, C.-C.; Hu, C.; Yang, F.-L. 9nm half-pitch functional resistive memory cell with <math><1\mu\text{A}</math> programming current using thermally oxidized sub-stoichiometric WO_x film. In Proceedings of the 2010 International Electron Devices Meeting, San Francisco, CA, USA, 6–8 December 2010; pp. 436–439.
52. Rozenberg, M.J.; Inoue, I.H.; Sanchez, M.J. Nonvolatile memory with multilevel switching: A basic model. *Phys. Rev. Lett.* **2004**, *92*, 178302. [[CrossRef](#)] [[PubMed](#)]
53. Yamauchi, T.; Yang, M.Y.; Kamiya, K.; Shiraishi, K.; Nakayama, T. Theoretical study of Si-based ionic switch. *Appl. Phys. Lett.* **2012**, *110*, 203506. [[CrossRef](#)]
54. Sheridan, P.; Kim, K.-H.; Gaba, S.; Chang, T.; Chen, L.; Lu, W. Device and SPICE modeling of RRAM devices. *Nanoscale* **2011**, *3*, 3833–3840. [[CrossRef](#)]
55. Park, S.G.; Köpe, B.M.; Nishi, Y. Theoretical study of the resistance switching mechanism in rutile TiO_{2-x} for ReRAM: The role of oxygen vacancies and hydrogen impurities. In Proceedings of the 2011 Symposium on VLSI Technology - Digest of Technical Papers, Honolulu, HI, USA, 14–16 June 2011.
56. Bersuker, G.; Gilmer, D.C.; Veksler, D.; Kirsch, P.; Vandelli, L.; Padovani, A.; Larcher, L.; McKenna, K.; Shluger, A.; Iglesias, V.; et al. Metal oxide resistive memory switching mechanism based on conductive filament properties. *Appl. Phys.* **2011**, *110*, 124518. [[CrossRef](#)]
57. Köpe, B.M.; Tendulkar, M.; Park, S.-G.; Lee, H.D.; Nishi, Y. Resistive switching mechanisms in random access memory devices incorporating transition metal oxides: TiO₂, NiO and Pr_{0.7}Ca_{0.3}MnO₃. *Nanotechnology* **2011**, *22*, 254029.
58. Liu, Q.; Sun, J.; Lv, H.; Long, S.; Yin, K.; Wan, N.; Li, Y.; Sun, L.; Liu, M. Real-Time Observation on Dynamic Growth/Dissolution of Conductive Filaments in Oxide-Electrolyte-Based ReRAM. *Adv. Mater.* **2012**, *24*, 1844–1849. [[CrossRef](#)]
59. Raghavan, N.; Pey, K.L.; Wu, X.; Liu, W.; Bosman, M. Percolative model and thermodynamic analysis of oxygen-ion-mediated resistive switching. *IEEE Electron Device Lett.* **2012**, *33*, 712–714. [[CrossRef](#)]

60. Ielmini, D. Modeling the universal set/reset characteristics of bipolar RRAM by field- and temperature-driven filament growth. *IEEE Trans. Electron Dev.* **2011**, *58*, 4309–4317. [CrossRef]
61. Guan, X.; Yu, S.; Wong, H.-S.P. On the switching parameter variation of metal-oxide RRAM—Part I: Physical modeling and simulation methodology. *IEEE Trans. Electron Devices* **2012**, *59*, 1172–1182. [CrossRef]
62. Kamiya, K.; Yang, M.Y.; Park, S.-G.; Köpe, B.M.; Nishi, Y.; Niwa, M.; Shiraishi, K. ON-OFF switching mechanism of resistive-random-access-memories based on the formation and disruption of oxygen vacancy conducting channels. *Appl. Phys. Lett.* **2012**, *100*, 073502. [CrossRef]
63. Stefano, F.D.; Houssa, M.; Kittl, J.A.; Jurczak, M.; Afanas'ev, V.V.; Stesmans, A. Semiconducting-like filament formation in TiN/HfO₂/TiN resistive switching random access memories. *Appl. Phys. Lett.* **2012**, *100*, 142102. [CrossRef]
64. Kwon, D.-H.; Kim, K.M.; Jang, J.H.; Jeon, J.M.; Lee, M.H.; Kim, G.H.; Li, X.-S.; Park, G.-S.; Lee, B.; Han, S.; et al. Atomic structure of conducting nanofilaments in TiO₂ resistive switching memory. *Nat. Nanotechnol.* **2010**, *5*, 148–153. [CrossRef]
65. Jameson, J.R.; Gilbert, N.; Koushan, F.; Saenz, J.; Wang, J.; Hollmer, S.; Kozicki, M.; Derhacopian, N. Quantized conductance in Ag/GeS₂/W conductive-bridge memory cells. *IEEE Electron Device Lett.* **2012**, *33*, 257. [CrossRef]
66. Clarke, P. Elpida Announces ReRAM Chip, Aims to Enter Market 2013. Available online: <https://www.eetimes.com/elpida-announces-reram-chip-aims-to-enter-market-2013/#> (accessed on 3 May 2020).
67. Panasonic Japan Prepares to Release ReRAM Nonvolatile Memory with Microprocessor Evaluation Kit. 2012. Available online: <https://www.memristor.org/electronics/807/panasonic-reram-nonvolatile-memory-microprocessor-kit> (accessed on 3 May 2020).
68. Zhirnov, V.V.; Meade, R.; Cavin, R.K.; Sandhu, G. Scaling limits of resistive memories. *Nanotechnology* **2011**, *22*, 254027. [CrossRef]
69. Prakash, A.; Park, J.; Song, J.; Woo, J.; Cha, E.-J.; Hwang, H. Demonstration of low power 3-bit multilevel cell characteristics in a TaOx-based RRAM by stack engineering. *IEEE Electron Device Lett.* **2015**, *36*, 32–34. [CrossRef]
70. Liu, S.; Lu, N.; Zhao, X.; Xu, H.; Banerjee, W.; Lv, H.; Long, S.; Li, Q.; Liu, Q.; Liu, M. Eliminating negative-SET behavior by suppressing nanofilament overgrowth in cation-based memory. *Adv. Mater.* **2016**, *28*, 10623–10629. [CrossRef]
71. Zhao, X.; Liu, S.; Niu, J.; Liao, L.; Liu, Q.; Xiao, X.; Lv, H.; Long, S.; Banerjee, W.; Li, W.; et al. Confining cation injection to enhance CBRAM performance by nanopore graphene layer. *Small* **2017**, *13*, 1603948. [CrossRef] [PubMed]
72. Wu, Z.; Zhao, X.; Yang, Y.; Wang, W.; Zhang, X.; Wang, R.; Cao, R.; Liu, Q.; Banerjee, W. Transformation of threshold volatile switching to quantum point contact originated nonvolatile switching in graphene interface controlled memory devices. *Nanoscale Adv.* **2019**, *9*, 3753–3760. [CrossRef]
73. Banerjee, W.; Hwang, H. Quantized conduction device with 6-bits storage based on electrically controllable break junctions. *Adv. Electron. Mater.* **2019**, *5*, 1900744. [CrossRef]
74. Chen, G.; Song, C.; Chen, C.; Gao, S.; Zeng, F.; Pan, F. Resistive switching and magnetic modulation in cobalt-doped ZnO. *Adv. Mater.* **2012**, *24*, 3515. [CrossRef]
75. Gao, S.; Song, C.; Chen, C.; Zeng, F.; Pan, F. Dynamic processes of resistive switching in metallic filament-based organic memory devices. *J. Phys. Chem. C* **2012**, *116*, 17955. [CrossRef]
76. Zhu, X.; Su, W.; Liu, Y.; Hu, B.; Pan, L.; Lu, W.; Zhang, J.; Li, R.-W. Observation of conductance quantization in oxide-based resistive switching memory. *Adv. Mater.* **2012**, *24*, 3941. [CrossRef]
77. Waser, R.; Dittmann, R.; Staikov, G.; Szot, K. Redox-based resistive switching memories—Nanoionic mechanisms, prospects, and challenges. *Adv. Mater.* **2009**, *21*, 2632–2663. [CrossRef]
78. Lu, W.; Jeong, D.S.; Kozicki, M.; Waser, R. Electrochemical metallization cells—blending nanoionics into nanoelectronics? *Mater. Res. Soc. Bull.* **2012**, *37*, 124. [CrossRef]
79. Hasegawa, T.; Terabe, K.; Tsuruoka, T.; Aono, M. Atomic switch: Atom/ion movement controlled devices for beyond Von-Neumann computers. *Adv. Mater.* **2012**, *24*, 252. [CrossRef]
80. Yang, Y.; Lu, W. Nanoscale resistive switching devices: Mechanisms and modeling. *Nanoscale* **2013**, *5*, 10076. [CrossRef] [PubMed]
81. Lv, H.; Xu, X.; Sun, P.; Liu, H.; Luo, Q.; Liu, Q.; Banerjee, W.; Sun, H.; Long, S.; Li, L.; et al. Atomic view of filament growth in electrochemical memristive element. *Sci. Rep.* **2015**, *5*, 13311. [CrossRef] [PubMed]

82. Lv, H.; Xu, X.; Liu, H.; Liu, R.; Liu, Q.; Banerjee, W.; Sun, H.; Long, S.; Li, L.; Liu, M. Evolution of conductive filament and its impact on the reliability issues in oxide-electrolyte based resistive random access memory. *Sci. Rep.* **2015**, *5*, 7764. [[CrossRef](#)] [[PubMed](#)]
83. Hirose, Y.; Hirose, H. Polarity-dependent memory switching and behavior of Ag dendrite in Ag-photodoped amorphous As₂S₃ films. *J. Appl. Phys.* **1976**, *47*, 2767. [[CrossRef](#)]
84. Sun, J.; Liu, Q.; Xie, H.; Wu, X.; Xu, F.; Xu, T.; Long, S.; Lv Li, H.Y.; Sun, L.; Liu, M. In Situ observation of nickel as an oxidizable electrode material for the solid-electrolyte-based resistive random access memory. *Appl. Phys. Lett.* **2013**, *102*, 053502. [[CrossRef](#)]
85. Pearson, C.; Bowen, L.; Lee, M.-W.; Fisher, A.L.; Linton, K.E.; Bryce, M.R.; Petty, M.C. Focused ion beam and field-emission microscopy of metallic filaments in memory devices based on thin films of an ambipolar organic compound consisting of oxadiazole, carbazole, and fluorene units. *Appl. Phys. Lett.* **2013**, *102*, 213301. [[CrossRef](#)]
86. Peng, P.; Xie, D.; Yang, Y.; Zang, Y.; Gao, X.; Zhou, C.; Feng, T.; Tian, H.; Ren, T.; Zhang, X. Resistive switching behavior in diamond-like carbon films grown by pulsed laser deposition for resistance switching random access memory application. *J. Appl. Phys.* **2012**, *111*, 084501. [[CrossRef](#)]
87. Wang, Z.; Griffin, P.B.; McVittie, J.; Wong, S.; McIntyre, P.C.; Nishi, Y. Resistive switching mechanism in Zn_xCd_{1-x}S nonvolatile memory devices. *IEEE Electron Dev. Lett.* **2007**, *28*, 14–16. [[CrossRef](#)]
88. Liu, X.; Sadaf, S.M.; Park, S.; Kim, S.; Cha, E.; Lee, D.; Jung, G.-Y.; Hwang, H. Complementary resistive switching in niobium oxide-based resistive memory devices. *IEEE Electron Device Lett.* **2013**, *34*, 235–237. [[CrossRef](#)]
89. Peng, C.N.; Wang, C.W.; Chan, T.C.; Chang, W.Y.; Wang, Y.C.; Tsai, H.W.; Wu, W.W.; Chen, L.J.; Chueh, Y.L. Resistive switching of Au/ZnO/Au resistive memory: An in situ observation of conductive bridge formation. *Nanoscale Res. Lett.* **2012**, *7*, 559. [[CrossRef](#)]
90. Guo, X.; Schindler, C.; Menzel, S.; Waser, R. Understanding the switching-off mechanism in Ag+Ag-migration based resistively switching model systems. *Appl. Phys. Lett.* **2007**, *91*, 133513. [[CrossRef](#)]
91. Pan, F.; Yin, S.; Subramanian, V. A detailed study of the forming stage of an electrochemical resistive switching memory by KMC simulation. *IEEE Electron Dev. Lett.* **2011**, *32*, 949. [[CrossRef](#)]
92. Kozicki, M.N.; Mitkova, M. Mass transport in chalcogenide electrolyte films—Materials and applications. *J. Non-Cryst. Solids* **2006**, *352*, 567. [[CrossRef](#)]
93. Kozicki, M.N.; Balakrishnan, M.; Gopalan, C.; Ratnakumar, C.; Mitkova, M. Programmable metallization cell memory based on Ag-Ge-S and Cu-Ge-S solid electrolytes. In Proceedings of the Non-Volatile Memory Technology Symposium, Dallas, TX, USA, 10–10 November 2005; p. 83.
94. Xu, Z.; Bando, Y.; Wang, W.; Bai, X.; Golberg, D. Correction to real-time In Situ HRTEM-resolved resistance switching of Ag₂S nanoscale ionic conductor. *ACS Nano* **2010**, *4*, 2515. [[CrossRef](#)]
95. Choi, S.J.; Park, G.S.; Kim, K.H.; Cho, S.; Yang, W.Y.; Li, X.S.; Moon, J.H.; Lee, K.J.; Kim, K. In Situ observation of voltage-induced multilevel resistive switching in solid electrolyte memory. *Adv. Mater.* **2011**, *23*, 3272. [[CrossRef](#)] [[PubMed](#)]
96. Fujii, T.; Arita, M.; Takahashi, Y.; Fujiwara, I. In Situ transmission electron microscopy analysis of conductive filament during solid electrolyte resistance switching. *Appl. Phys. Lett.* **2011**, *98*, 212104. [[CrossRef](#)]
97. Cho, B.; Yun, J.-M.; Song, S.; Ji, Y.; Kim, D.-Y.; Lee, T. Direct observation of Ag filamentary paths in organic resistive memory devices. *Adv. Func. Mater.* **2011**, *21*, 3976–3981. [[CrossRef](#)]
98. Yang, J.J.; Pickett, M.D.; Li, X.; Ohlberg, D.A.; Stewart, D.R.; Williams, R.S. Memristive switching mechanism for metal/oxide/metal nanodevices. *Nat. Nanotechnol.* **2008**, *3*, 429. [[CrossRef](#)]
99. Yoshida, C.; Kinoshita, K.; Yamasaki, T.; Sugiyama, Y. Direct observation of oxygen movement during resistance switching in NiO/Pt film. *Appl. Phys. Lett.* **2008**, *93*, 042106. [[CrossRef](#)]
100. Lin, Y.S.; Zeng, F.; Tang, S.G.; Liu, H.Y.; Chen, C.; Gao, S.; Wang, Y.G.; Pan, F. Resistive switching mechanisms relating to oxygen vacancies migration in both interfaces in Ti/HfO_x/Pt memory devices. *J. Appl. Phys.* **2013**, *113*, 064510. [[CrossRef](#)]
101. Chen, C.; Song, C.; Yang, J.; Zeng, F.; Pan, F. Oxygen migration induced resistive switching effect and its thermal stability in W/TaO_x/Pt structure. *Appl. Phys. Lett.* **2012**, *100*, 253509. [[CrossRef](#)]
102. Banerjee, W.; Xu, X.; Liu, H.; Lv, H.; Liu, Q.; Sun, H.; Long, S.; Liu, M. Occurrence of resistive switching and threshold switching in atomic layer deposited ultra-thin (2 nm) aluminium oxide cross-bar resistive random access memory. *IEEE Electron Device Lett.* **2015**, *36*, 333–335. [[CrossRef](#)]

103. Banerjee, W.; Maikap, S.; Rahaman, S.Z.; Prakash, A.; Tien, T.-C.; Li, W.-C.; Yang, J.-R. Improved resistive switching memory characteristics using core-shell IrOx/nano-dots in Al₂O₃/WO_x bilayer structure. *J. Electrochem. Soc.* **2012**, *159*, H177–H182. [[CrossRef](#)]
104. Banerjee, W.; Liu, Q.; Lv, H.; Long, S.; Liu, M. Electronic imitation of behavioral and psychological synaptic activities using TiO_x/Al₂O₃-based memristor devices. *Nanoscale* **2017**, *9*, 14442–14450. [[CrossRef](#)] [[PubMed](#)]
105. Kim, S.; Biju, P.K.; Jo, M.; Jung, S.; Park, J.; Lee, J.; Lee, W.; Shin, J.; Park, S.; Hwang, H. Effect of scaling WO_x-based RRAMs on their resistive switching characteristics. *IEEE Electron Dev. Lett.* **2011**, *32*, 671–673.
106. Kim, H.-D.; An, H.-M.; Kim, T.G. Ultrafast resistive-switching phenomena observed in NiN-based ReRAM cells. *IEEE Trans. Electron Dev.* **2012**, *59*, 2302. [[CrossRef](#)]
107. Chen, X.G.; Ma, X.B.; Yang, Y.B.; Chen, L.P.; Xiong, G.C.; Lian, G.J.; Yang, Y.C.; Yang, J.B. Comprehensive study of the resistance switching in SrTiO₃ and Nb-doped SrTiO₃. *Appl. Phys. Lett.* **2011**, *98*, 122102. [[CrossRef](#)]
108. Yan, Z.B.; Liu, J.-M. Coexistence of high performance resistance and capacitance memory based on multilayered metal-oxide structures. *Sci. Rep.* **2013**, *3*, 2482. [[CrossRef](#)]
109. Banerjee, W.; Maikap, S.; Tien, T.-C.; Li, W.-C.; Yang, J.-R. Impact of metal nano layer thickness on tunneling oxide and memory performance of core-shell iridium-oxide nanocrystals. *J. Appl. Phys.* **2011**, *110*, 074309. [[CrossRef](#)]
110. Banerjee, W.; Liu, Q.; Lv, H.; Long, S.; Liu, M. Crystal that remembers: Several ways to utilize nanocrystals in resistive switching memory. *J. Phys. D Appl. Phys.* **2017**, *50*, 303002. [[CrossRef](#)]
111. Banerjee, W.; Hwang, H. Evolution of 0.7 conductance anomaly in electric field driven ferromagnetic CuO junction based resistive random access memory devices. *Appl. Phys. Lett.* **2020**, *116*, 053502. [[CrossRef](#)]
112. Waser, R.; Dittmann, R.; Salinga, M.; Wuttig, M. Function by defects at the atomic scale—New concepts for non-volatile memories. *Solid-State Electron.* **2010**, *54*, 830–840. [[CrossRef](#)]
113. Wang, Y.; Liu, H.; Wang, X.; Zhao, L. Impacts of Cu-doping on the performance of La-based RRAM devices. *Nanoscale Res. Lett.* **2019**, *14*, 224. [[CrossRef](#)]
114. Misha, S.H.; Tamanna, N.; Woo, J.; Lee, S.; Song, J.; Park, J.; Lim, S.; Park, J.; Hwang, H. Effect of nitrogen doping on variability of TaO_x-RRAM for low-power 3-bit MLC applications. *ECS Solid State Lett.* **2015**, *4*, P25–P28. [[CrossRef](#)]
115. Liu, Q.; Long, S.; Wang, W.; Zuo, Q.; Zhang, S.; Chen, J.; Liu, M. Improvement of resistive switching properties in ZrO₂-based ReRAM with implanted Ti ions. *IEEE Electron Device Lett.* **2009**, *30*, 1335–1337. [[CrossRef](#)]
116. Yuanyang, Z.; Jiayu, W.; Jianbin, X.; Fei, Y.; Qi, L.; Yuehua, D. Metal dopants in HfO₂-based RRAM: First principle study. *J. Semicond.* **2014**, *35*, 042002.
117. Chen, L.; Gou, H.-Y.; Sun, Q.-Q.; Zhou, P.; Lu, H.-L.; Wang, P.-F.; Ding, S.-J.; Zhang, D.W. Enhancement of resistive switching characteristics in Al₂O₃-based RRAM with embedded ruthenium nanocrystals. *IEEE Electron Device Lett.* **2011**, *32*, 794–796. [[CrossRef](#)]
118. Cheng, C.H.; Chen, P.C.; Wu, Y.H.; Yeh, F.S.; Chin, A. Long-endurance nanocrystal TiO₂ resistive memory using a TaON buffer layer. *IEEE Electron Device Lett.* **2011**, *32*, 1749–1751. [[CrossRef](#)]
119. Ju, Y.C.; Kim, S.; Seong, T.G.; Nahm, S.; Chung, H.; Hong, K.; Kim, W. Resistance random access memory based on a thin film of CdS nanocrystals prepared via colloidal synthesis. *Small* **2012**, *8*, 2849–2855. [[CrossRef](#)]
120. Guan, W.; Long, S.; Jia, R.; Liu, M. Nonvolatile resistive switching memory utilizing gold nanocrystals embedded in zirconium oxide. *Appl. Phys. Lett.* **2007**, *91*, 062111. [[CrossRef](#)]
121. Tian, X.; Yang, S.; Zeng, M.; Wang, L.; Wei, J.; Xu, Z.; Wang, W.; Bai, X. Bipolar electrochemical mechanism for mass transfer in nanoionic resistive memories. *Adv. Func. Mater.* **2014**, *26*, 3649–3654. [[CrossRef](#)] [[PubMed](#)]
122. Lim, S.; Sung, C.; Kim, H.; Kim, T.; Song, J.; Kim, J.-J.; Hwang, H. Improved synapse device with MLC and conductance linearity using quantized conduction for neuromorphic systems. *IEEE Electron Device Lett.* **2018**, *39*, 312. [[CrossRef](#)]
123. Kim, H.-D.; Yun, M.J.; Hong, S.M.; Kim, T.G. Effect of nanopillar bottom electrodes on bipolar resistive switching phenomena in nickel nitride films-based crossbar arrays. *Nanotechnology* **2014**, *25*, 125201. [[CrossRef](#)] [[PubMed](#)]
124. Otsuka, S.; Shimizu, T.; Shingubara, S.; Makihara, K.; Miyazaki, S.; Yamasaki, A.; Tanimoto, Y.; Takase, K. Effect of electric field concentration using nanopillar structures on the current-voltage characteristics of resistive switching memory. *AIP Adv.* **2014**, *4*, 087110. [[CrossRef](#)]

125. Wang, Z.; Zhao, K.; Xu, H.; Zhang, L.; Ma, J.; Liu, Y. Improvement of resistive switching memory achieved by using arc-shaped bottom electrode. *Appl. Phys. Express* **2015**, *8*, 014101. [[CrossRef](#)]
126. Shin, H.W.; Park, J.H.; Chung, H.Y.; Kim, K.H.; Kim, H.-D.; Kim, T.G. Highly uniform resistive switching in SiN nanorod devices fabricated by nanosphere lithography. *Appl. Phys. Express* **2014**, *7*, 024202. [[CrossRef](#)]
127. Banerjee, W.; Liu, Q.; Hwang, H. Engineering of defects in resistive random access memory devices. *J. Appl. Phys.* **2020**, *127*, 051101. [[CrossRef](#)]
128. Maikap, S.; Banerjee, W. In quest of nonfilamentary switching: A synergistic approach of dual nanostructure engineering to improve the variability and reliability of resistive random access memory devices. *Adv. Electron. Mater.* **2020**, 2000209. [[CrossRef](#)]
129. Sassine, G.; Nail, C.; Blaise, P.; Sklenard, B.; Bernard, M.; Gassilloud, R.; Marty, A.; Veillerot, M.; Vallée, C.; Nowak, E.; et al. Hybrid-RRAM toward next generation of nonvolatile memory: Coupling of oxygen vacancies and metal ions. *Adv. Electron. Mater.* **2019**, *5*, 1800658. [[CrossRef](#)]
130. Banerjee, W.; Xu, X.; Lv, H.; Liu, Q.; Long, S.; Liu, M. Variability improvement of TiO_x/Al₂O₃ bilayer nonvolatile resistive switching devices by interfacial band engineering with an ultrathin Al₂O₃ dielectric material. *ACS Omega* **2017**, *2*, 6888–6895. [[CrossRef](#)]
131. Upadhyay, N.K.; Jiang, H.; Wang, Z.; Asapu, S.; Xia, Q.; Yang, J.J. Emerging memory devices for neuromorphic computing. *Adv. Mater. Technol.* **2019**, *4*, 1800589. [[CrossRef](#)]
132. Suri, M.; Bichler, O.; Querlioz, D.; Cueto, O.; Perniola, L.; Sousa, V.; Vuillaume, D.; Gamrat, C.; DeSalvo, B. Phase change memory as synapse for ultra-dense neuromorphic systems: Application to complex visual pattern extraction. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 5–7 December 2011; pp. 79–82.
133. Jiang, H.; Belkin, D.; Savel'ev, S.E.; Lin, S.; Wang, Z.; Li, Y.; Joshi, S.; Midya, R.; Li, C.; Rao, M.; et al. A novel true random number generator based on a stochastic diffusive memristor. *Nat. Commun.* **2017**, *8*, 882. [[CrossRef](#)] [[PubMed](#)]



© 2020 by the author. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).