Linearized Discrete Charge Balance Control with Simplified Algorithm for DCM Buck Converter

Run Min 1, Dian Lyu 1, Shuai Cheng 2, Yingshui Sun 3,* and Linkai Li 1

1 School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China
2 Silergy Semiconductor Technology Co., Ltd., Hangzhou 310000, China
3 Commercial Headquarters, COSCO Shipping Heavy Industry Co., Ltd., Shanghai 200135, China
* Correspondence: swem_sun@cosco-shipyard.com; Tel.: +86-21-5860-6301

Received: 29 July 2019; Accepted: 16 August 2019; Published: 19 August 2019

Abstract: In this paper, a linearized discrete charge balance (LDCB) control strategy is proposed for buck converter operating in discontinuous conduction mode (DCM). For DC-DC power converters, discrete charge balance (DCB) control is an attractive approach to improve the output voltage transient response. However, as a non-linear control strategy, the algorithm is complex, which is difficult for implementation. To reduce the complexity, this paper proposes the LDCB control strategy that is derived through linearizing conventional DCB controller. By deriving the differential functions of the DCB control algorithm, the small signal relationship between the input and output of DCB controller is explored. Furthermore, based on the relationship, the LDCB controller is formed through three parallel feed loops to the duty ratio. As a linear control approach, the achieved LDCB controller is greatly simplified for implementation. This not only saves the hardware cost, but also reduces the calculation lag, which provides potential to improve the switching frequency. Besides, since the LDCB controller shares the same small signal model as that of DCB controller, it achieves similar control loop bandwidth and transient performance. Effectiveness of the proposed LDCB control is verified by zero/pole plots, transient analyses and experimental results.

Keywords: charge balance; converter; DC-DC; DCM; estimator; transient response

1. Introduction

In portable and processor applications, there is a continuous demand for a fast output voltage transient response. Therefore, a lot of control strategies are proposed for different DC-DC power converters. Among many strategies, the well-known \( V^2 \) controls have been widely used in industrial applications, and they can achieve a great control loop bandwidth \([1–3]\). Predictive controls acquire state variables ahead of time, which allow earlier actions to stabilize the system \([4,5]\). Adaptive controls can achieve optimized performance in different conditions, which is ensured by online tunings for control parameters \([6,7]\). Current mode controls are effective approaches to simplify compensator design, and they can achieve fast transient performance with over current protection \([8–10]\). Multiloop controls are popular for their closed-loop stability and flexible load/line transient optimizations \([11,12]\). Sliding mode and hysteretic controls are non-linear strategies to optimize large-signal transient responses, and they are not only robust to parameter deviations, but also easy for implementation \([13–15]\).

To achieve time-optimal output voltage transient responses, various control strategies have recently been investigated, such as time-optimal sliding-mode control \([16,17]\), bang-bang and geometric control \([18]\), programmable deviation current control \([19]\), etc. Among many strategies, a practical approach to achieve time-optimal control is through capacitor charge balancing method \([20–22]\).
These controls adopt variable switching-on and switching-off durations to balance the charge on output capacitor, and achieve optimal output voltage transient response. Furthermore, various methods are proposed to carry out the control with digital circuits [23–26]. However, these control strategies induce a variable switching frequency, which challenges the converter modeling and EMI suppression [27,28]. Besides, all above charge balance controls are limited for buck converters operating in continuous conduction mode (CCM).

When a converter operates in discontinuous conduction mode (DCM), the discontinuous inductor current provides potential advantages of high stability, simple compensation, compact and low-cost inductor, etc. [29,30]. For DC-DC converters operating in DCM, a novel control strategy based on estimation and charge balance principle is proposed in [31]. This forms the discrete charge balance (DCB) control where all control variables are updated once every cycle. The approach is based on digital pulse wide modulation (DPWM) with a fixed switching frequency, and suits various converters, such as boost and flyback converters, etc. Furthermore, with comprehensive consideration of parasitics, the control accuracy is improved in [32,33]. However, all above DCB algorithms are non-linear, and they induce complicated calculations. Besides, the calculations must be carried out in serial, i.e., charge estimation, charge compensation and charge regulation. These not only increase the hardware cost, but also cause considerable calculation lag that limits the switching frequency.

In order to solve above mentioned issues, a linearized discrete charge balance (LDCB) control strategy is proposed in this paper, which is acquired through linearizing conventional DCB controller. By deriving the differential functions of the DCB algorithm, the small signal relationship between the input and output of DCB controller is explored. Furthermore, the LDCB controller is formed through three independent feed loops, where the outputs are summarized as duty ratio. In this way, the LDCB controller eliminates several complicated calculations, such as divisions and square roots. Besides, since the relationship between the input and output is explicitly revealed, all loops can be carried out in parallel. Both the simplified algorithm and the parallelism help to save the hardware cost, reduce the calculation lag, and provide potential to improve the switching frequency. Furthermore, since the LDCB controller shares the same small signal model as that of DCB controller, it achieves similar control loop bandwidth and transient performance. The stability and robustness under LDCB control are proved by closed-loop modeling, transient analyses and zero/pole plots.

The paper is organized as follows. In Section 2, control scheme and algorithm of the conventional DCB control strategy is introduced. The proposed LDCB controller is given in Section 3, where the small signal relationship between the input and output of DCB controller is explored. In Section 4, detailed closed-loop modeling under LDCB control is derived. Furthermore, the stability and robustness are proved by zero/pole plots and transient analyses. Experimental results and comparisons are given in Section 5 to verify effectiveness of the proposed LDCB controller. Finally, a brief conclusion is given in Section 6.

2. Conventional Discrete Charge Balance Control

For switched mode power converters, the output capacitor is charged and discharged periodically. At steady state, the charge and discharge are equal, which ensures a constant output voltage. When operating in DCM, the charge can be strictly controlled by the duty ratio of DPWM signal. Therefore, the output voltage can be controlled by balancing the charge on the output capacitor [31–33]. This forms the DCB control strategy, and a buck converter under conventional DCB control is shown in Figure 1.

The DCB controller consists of a charge estimator, a charge compensator and a charge regulator. First, the charge estimator calculates the charge to output capacitor, denoted as the estimated charge $Q_{\text{est}}$. An appropriate charge estimator ensures that $Q_{\text{est}} = Q_{\text{ch}}$, where $Q_{\text{ch}}$ is the actual output charge. Second, to balance the charge on output capacitor, the charge compensator outputs a reference for output charge, denoted as $Q_{\text{ref}}$. Algorithm of the compensator determines the output voltage transient
responses to load and input. Finally, the charge regulator adjusts a suitable duty ratio \( d_1 \) to ensure that \( Q_{ch} \) tracks \( Q_{ref} \) in the next switching cycle.

![Figure 1. Buck converter under conventional discrete charge balance (DCB) control.](image)

As shown in Figure 2, the output voltage is controlled by increasing or decreasing the charge on output capacitor. Since the voltage across the capacitor is \( v_{out} = Q/C \), the voltage increment is given by \( \Delta v_{out} = \Delta Q/C = (Q_{ch} - Q_{dis})/C \) where \( Q_{dis} \) is the discharge of the capacitor. Furthermore, \( \Delta v_{out} \) can be regulated by \( Q_{ch} \) since \( Q_{dis} \) varies slow owing to the filtering effect of \( C \). For example, when \( v_{out} \) is lower than \( v_{ref} \) in the \( k \)th switching cycle, the DCB controller increases \( Q_{ch} \) to generate a positive \( \Delta v_{out} \). Finally, the output voltage is regulated to its reference value in the \((k + 2)\)th switching cycle.

![Figure 2. Output voltage under discrete charge balance (DCB) control.](image)

### 2.1. Charge Compensator

The charge compensator regulates the output voltage by compensating the charge on output capacitor. For discrete-time analyses, the voltage increment \( \Delta v_{out} = (Q_{ch} - Q_{dis})/C \) is transformed as

\[
v_{out}(k+1) - v_{out}(k) = \frac{Q_{ch}(k) - Q_{dis}(k)}{C}.
\]  

(1)

Since the discharge is determined by \( Q_{dis}(k) = v_{out}(k)T/R \), (1) is derived as

\[
v_{out}(k+1) - v_{out}(k) + \frac{T}{RC}v_{out}(k) = \frac{Q_{ch}(k)}{C}.
\]  

(2)

Furthermore, iterating (2) gives

\[
v_{out}(k+2) - 2v_{out}(k) + v_{out}(k-2) + \frac{T}{RC}[v_{out}(k+1) + v_{out}(k) - v_{out}(k-1) - v_{out}(k-2)] = \frac{Q_{ch}(k+1) + Q_{ch}(k) - Q_{ch}(k-1) - Q_{ch}(k-2)}{C}.
\]  

(3)
Energies 2019, 12, x FOR PEER REVIEW 4 of 17

Furthermore, iterating (2) gives

\[ Q_{k} + Q_{k+1} - Q_{k-1} - Q_{k} = \frac{v_{\text{in}} - v_{\text{out}}}{v_{\text{out}}} \times (d_{1} + d_{2})T/L. \] (6)

Based on (5), a reference charge for the \((k+1)\)th switching cycle is calculated, which makes the output voltage tracking the reference voltage in two switching cycles. Furthermore, to carry out the algorithm in (5), a charge estimator must be derived to estimate \(Q_{\text{ch}}\), while a charge regulator should also be provided to calculate an appropriate \(d_{1}\).

2.2. Charge Estimator and Charge Regulator

The DCB controller carries out charge estimation, charge compensation and charge regulation in serial. The charge estimator is required to estimate the output charge, while the charge regulator is needed to calculate an appropriate duty ratio. For DCM buck converter, the output charge in a switching cycle is determined by the inductor current. As shown in Figure 3, the inductor current rises linearly when the main switch is on, and it falls linearly when the main switch is off.

Figure 3. Output charge of buck converter under discontinuous conduction mode (DCM).

The output charge is the integration of inductor current, i.e., the shadow area in Figure 3. For buck converter, the inductor current peak value is \((v_{\text{in}} - v_{\text{out}})d_{1}T/L\) while \((d_{1} + d_{2})T = v_{\text{in}}d_{1}T/v_{\text{out}}\) is always valid. Therefore, the output charge is given by

\[ Q_{\text{ch}} = \frac{d_{1}^{2}T^{2}(v_{\text{in}} - v_{\text{out}})^{2}v_{\text{in}}}{2v_{\text{out}}L}. \] (7)

Based on (6), the charge estimation and regulation algorithms are derived as

\[
\begin{align*}
Q_{\text{est}} & = \frac{d_{1}T^{2}(v_{\text{in}} - v_{\text{out}})^{2}v_{\text{in}}}{2v_{\text{out}}L}, \\
d_{1} & = \frac{1}{T} \sqrt{\frac{2v_{\text{out}}Q_{\text{ref}}}{(v_{\text{in}} - v_{\text{out}})^{2}v_{\text{in}}}}.
\end{align*}
\] (7)

These algorithms can ensure accurate charge estimation and charge regulation under DCM operation. However, they are relatively complicated owing to the square-root and division operations. Besides, the charge compensator and charge regulator are dependent on the charge estimator, thus the calculations must be processed in serial. These not only increase the hardware cost, but also cause considerable calculation lag that limits the switching frequency.
3. Linearized Discrete Charge Balance Control with Simplified Algorithm

Although conventional DCB controller can greatly optimize the control loop bandwidth and the output voltage transient response, it suffers a complicated algorithm and the serial calculations. These greatly increase the overall cost and the requirement for a high-performance digital control unit. A large calculation lag also limits the achievable switching frequency.

In order to solve above mentioned issues, the LDCB controller is proposed in this section. By deriving the differential functions of the DCB control algorithm, small signal relationship between the input and output is explicitly revealed, all loops are carried out in parallel. Both the simplified algorithm and the parallelism help to save the hardware cost, reduce the calculation lag, and provide potential to improve the switching frequency.

3.1. Linearization of Conventional DCB Controller

To linearize DCB control, a partial differential function \( \hat{d}_1 = f(\hat{\theta}_{in}, \hat{\theta}_{out}, \hat{\theta}_{ref}) \) is derived from the charge estimator, charge compensator, and charge regulator. Based on (7), differential function of the estimated charge is given by

\[
\begin{align*}
\hat{Q}_{est} &= X_1 \hat{d}_1 + X_2 \hat{\theta}_{in} + X_3 \hat{\theta}_{out} \\
X_1 &= \frac{d_1}{T} (\hat{\theta}_{in} - \hat{\theta}_{out}) \frac{R}{\partial \hat{\theta}_{in}} = \frac{2 \hat{\theta}_{in}}{d_1 R} \\
X_2 &= \frac{d_1}{2 \hat{\theta}_{in} \hat{\theta}_{out}} - \frac{\hat{\theta}_{out}}{\partial \hat{\theta}_{out}} = \frac{\hat{\theta}_{out}(\hat{\theta}_{in} - \hat{\theta}_{out})}{\hat{\theta}_{in}} \\
X_3 &= -\frac{d_1}{2 \hat{\theta}_{out}^2} = -\frac{1}{R(\hat{\theta}_{in} - \hat{\theta}_{out})}.
\end{align*}
\]

where \( X_1, X_2 \) and \( X_3 \) denote partial differential functions \( \partial Q_{est} / \partial \hat{d}_1, \partial Q_{est} / \partial \hat{\theta}_{in} \) and \( \partial Q_{est} / \partial \hat{\theta}_{out} \), respectively.

Since the charge controller uses \( \hat{\theta}_{ref} \) to calculate \( \hat{d}_1 \), similar differential function is derived for the charge regulator:

\[
\hat{d}_1 = \left( \frac{1}{X_1} \hat{\theta}_{ref} - X_2 \hat{\theta}_{in} - \frac{X_3 \hat{\theta}_{out}}{X_1} \right) z^{-1}.
\]

In (9), a unit delay \( z^{-1} \) is induced, since the duty ratio is pre-calculated for the next switching cycle. Furthermore, based on (5), differential function of \( \hat{\theta}_{ref} \) is given by

\[
\hat{\theta}_{ref} = (z^{-1} + z^{-2} - 1) \hat{Q}_{est} + C(-2 + z^{-2}) \hat{\theta}_{out} + C \hat{\theta}_{ref}.
\]

Finally, combining (8)–(10), a partial differential function \( \hat{d}_1 = f(\hat{\theta}_{in}, \hat{\theta}_{out}, \hat{\theta}_{ref}) \) is derived as

\[
\begin{align*}
\hat{d}_1 &= H_{dv}(z) \hat{\theta}_{out} + H_{dg}(z) \hat{\theta}_{in} + H_{dr}(z) \hat{\theta}_{ref} \\
H_{dv}(z) &= \frac{\hat{d}_1}{\hat{\theta}_{out}} = \frac{X_1}{X_1} \frac{2(1 + C/X_3)z^{-1} - (1 + C/X_3)z^{-2}}{X_1} \\
H_{dg}(z) &= \frac{\hat{d}_1}{\hat{\theta}_{in}} = \frac{-X_1}{X_1} \frac{2z^{-1}z^{-2}}{z^2 + 1 - z^{-1}z^{-2}} \\
H_{dr}(z) &= \frac{\hat{d}_1}{\hat{\theta}_{ref}} = \frac{C}{X_1} \frac{1}{z + 1 - z^{-1}z^{-2}}.
\end{align*}
\]

This equation explicitly reveals the relationship between \( \hat{d}_1 \) and \( \hat{\theta}_{out}, \hat{\theta}_{in}, \hat{\theta}_{ref} \). Based on (11), the LDCB controller can be realized by three independent feedback and feed forward loops.
3.2. Realization of LDCB Control

Similar to conventional DCB control, the LDCB controller regulates the output voltage with three inputs, i.e., \(v_{\text{ref}}, v_{\text{out}}\) and \(v_{\text{in}}\). Each of the inputs has an independent feeding loop to \(d_1\), as shown in Figure 4.

![Figure 4](image)

**Figure 4.** Schemes of conventional discrete charge balance (DCB) controller and the linearized discrete charge balance (LDCB) controller.

Furthermore, since the LDCB controller maintains the same small signal model as conventional DCB controller, it achieves similar control loop bandwidth and transient performance. Besides, without calculating state variables (such as \(Q_{\text{est}}\) and \(Q_{\text{ref}}\)), the LDCB controller has a simplified algorithm and features parallel calculations, as shown in Table 1.

<table>
<thead>
<tr>
<th>Control Algorithms</th>
<th>DCB Algorithm</th>
<th>LDCB Algorithm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Complexity</td>
<td>Complex</td>
<td>Simple</td>
</tr>
<tr>
<td>Parallelism</td>
<td>Successively calculating (Q_{\text{est}}, Q_{\text{ref}}) and (d_1)</td>
<td>Processing (H_{d_1}(z), H_{d_2}(z)) and (H_{d_3}(z)) calculations in parallel</td>
</tr>
</tbody>
</table>

Table 1. Comparison between the conventional DCB and LDCB control algorithms.

Based on (11), a further simplified implementation of LDCB controller is given in Figure 5. This implementation requires only six multipliers and nine adders. Moreover, all feeding loops calculations are processed in parallel, which greatly reduces the calculation lag. Therefore, compared with conventional DCB controller, the LDCB controller can reduce the hardware cost, while providing potential for a higher switching frequency.

![Figure 5](image)

**Figure 5.** Simplified implementation of the proposed linearized discrete charge balance (LDCB) controller.
4. Closed-Loop Analysis and Robustness of LDCB Controller

To verify the stability under LDCB control, closed-loop small signal model is derived to investigate zeros and poles of the system. Since the LDCB controller is derived through linearizing conventional DCB controller, they share the same closed-loop small signal model at the typical operation point. However, when the operation point deviates, the system under LDCB control may fail owing the deviated model. Therefore, robustness of LDCB controller is further verified with ±30% deviation of the operation point. Since the controller is digital, all analyses and simulations are carried out in discrete-time domain.

4.1. Closed-Loop Small Signal Model

Since \( v_{\text{in}}, d_1, \text{ and } R \) are independent variables in a DC-DC converter, their impacts to \( v_{\text{out}} \) are modulated by three transfer functions, namely \( G_{v_{\text{in}}}(z) \), \( G_{vd}(z) \) and \( G_{vl}(z) \), respectively. Under LDCB control, the duty ratio is acquired through \( \{H_{d1}(z), H_{dv}(z), H_{dr}(z)\} \). Therefore, the closed-loop small signal model under LDCB control is given by Figure 6.

\[
\begin{align*}
\hat{v}_{\text{in}} & \rightarrow G_{v_{\text{in}}}(z) \\
& \rightarrow H_{d1}(z) \rightarrow \hat{d}_1 \\
& \rightarrow \frac{1}{z} \rightarrow G_{vd}(z) \\
& \rightarrow \frac{1}{\hat{d}_1} \rightarrow G_{vl}(z) \\
& \rightarrow v_{\text{out}} \rightarrow \hat{R} \\
& \rightarrow G_{vr}(z) \\
& \rightarrow H_{dr}(z) \\
& \rightarrow H_{d1}(z) \\
& \rightarrow H_{dv}(z) \\
& \rightarrow H_{dr}(z) \\
& \rightarrow v_{\text{ref}} \\
& \rightarrow H_{d1}(z) \\
& \rightarrow H_{dv}(z) \\
& \rightarrow H_{dr}(z)
\end{align*}
\]

**Figure 6.** Small signal model of the closed-loop system under LDCB control.

Based on transfer function of the output filtering network, the relationship between \( v_{\text{out}} \) and \( Q_{\text{ch}} \) is given by

\[
v_{\text{out}} = \frac{1}{sC} (Q_{\text{ch}} - \frac{v_{\text{out}}}{R}). \tag{12}
\]

Based on (12), differential function of \( v_{\text{out}} \) is given by

\[
\dot{v}_{\text{out}} = \frac{1}{T sR C + 1} \dot{Q}_{\text{ch}} + \frac{v_{\text{out}}}{R} \frac{1}{s R C + 1} \dot{\hat{R}}. \tag{13}
\]

Furthermore, to derive the discrete-time transfer functions, (13) is transformed to its \( z \) domain, as shown in (14).

\[
\dot{v}_{\text{out}} = \frac{1}{C} \frac{1}{z - 1 + a} \dot{Q}_{\text{ch}} + \frac{v_{\text{out}}}{R} \frac{1}{R^2 C} \frac{1}{z - 1 + a} \dot{\hat{R}}, \tag{14}
\]

where \( a = T / R C \). Since the charge to output is \( \dot{Q}_{\text{ch}} = X_1 \dot{d}_1 + X_2 \dot{\hat{d}}_{\text{in}} + X_3 \dot{\hat{Q}}_{\text{out}} \), substituting \( \dot{Q}_{\text{ch}} \) into (14) gives

\[
\begin{align*}
\dot{v}_{\text{out}} &= G_{vd}(z) \dot{\hat{d}}_1 + G_{v_{\text{in}}}(z) \dot{\hat{d}}_{\text{in}} + G_{vl}(z) \dot{\hat{R}} \\
G_{vd}(z) &= \frac{\dot{v}_{\text{out}}}{\dot{d}_1} = \frac{v_{\text{out}}}{X_1 / C} z^{-1 - a - X_3 / C} \\
G_{v_{\text{in}}}(z) &= \frac{\dot{v}_{\text{out}}}{\dot{\hat{d}}_{\text{in}}} = \frac{v_{\text{out}} z^{-1 + a - X_3 / C}}{X_2 / C} \frac{1}{R^2 C} z^{-1 + a - X_3 / C} \\
G_{vl}(z) &= \frac{\dot{v}_{\text{out}}}{\dot{\hat{R}}} = \frac{\dot{v}_{\text{out}}}{R C} \frac{1}{1} z^{-1 + a - X_3 / C}
\end{align*}
\]

(15)
Obviously, all the functions are first-order, and they share the same pole. Furthermore, based on Figure 6, closed-loop transfer functions from input voltage, reference voltage and load to the output voltage are given by

\[
\begin{align*}
F_{vl}(z) &= \frac{G_{vl}(z)}{1-G_{vl}(z)H_{vl}(z)} \\
F_{vg}(z) &= \frac{G_{vg}(z) + H_{vg}(z)H_{vl}(z)}{1-G_{vl}(z)H_{vl}(z)} \\
F_{vr}(z) &= H_{vl}(z) \frac{G_{vl}(z)}{1-G_{vl}(z)H_{vl}(z)}
\end{align*}
\]

(16)

Substituting (15) and (11) into (16) gives

\[
\begin{align*}
F_{vl}(z) &= \frac{v_{out}T}{RC} \frac{z+1}{z^2+(a-X_3/C)z+1(X_3/C+a)-az^2} \\
F_{vg}(z) &= \frac{X_2}{C} \frac{a}{z^2+(a-X_3/C)z+1(X_3/C+a)-az^2} \\
F_{vr}(z) &= \frac{v_{out}T}{RC} \frac{z+1}{z^2+(a-X_3/C)z+1(X_3/C+a)-az^2}
\end{align*}
\]

(17)

This discrete-time closed-loop model reveals the output voltage responses to different signals, i.e., input voltage, reference voltage and load resistance.

4.2. Stability Analysis

Substituting \{X_1, X_2, X_3\} into (17) gives an explicit form of the closed-loop model, as shown below

\[
\begin{align*}
F_{vl}(z) &= \frac{v_{out}T}{RC} \frac{(1-M)z+1}{z^2+am(2-M)z+am-1-Mz^2} \\
F_{vg}(z) &= \frac{am(2-M)z+1-Mz}{z^2+am(2-M)z+am-1-Mz^2} \\
F_{vr}(z) &= \frac{v_{out}T}{RC} \frac{z+1}{z^2+am(2-M)z+am-1-Mz^2}
\end{align*}
\]

(18)

where \(M\) denotes \(v_{out}/v_{in}\). Furthermore, the discrete-time responses to input voltage, reference voltage and load are solved by introducing an input of unit step signal \(z/(z-1)\), as shown below

\[
\begin{align*}
h_i(z) &= F_{vl}(z)z/(z-1) \\
h_g(z) &= F_{vg}(z)z/(z-1) \\
h_r(z) &= F_{vr}(z)z/(z-1)
\end{align*}
\]

(19)

Through synthetic division, the discrete-time responses are derived as (20). Without approximation, (20) provides accurate analyses for different transients. It indicates that the output voltage will stabilize in five switching cycles during an input voltage step, five switching cycle during a reference voltage step, and seven switching cycles during a load step.

\[
\begin{align*}
h_i(z) &= \frac{v_{out}T}{RC} z^{1-1} + (2 - a) \frac{2M}{1-M} z^{2} + (1 - a) \frac{2M}{1-M} z^{3} + a \frac{1 + 3M}{1-M} z^{4} + a \frac{2 - 3M}{(1-M)^2} z^{5} + 3a z^{6} + a z^{7} \\
h_g(z) &= a M(2-M) \left[ z^{1-1} - a \frac{2M}{1-M} z^{2} + a \frac{M}{1-M} z^{3} + a z^{4} + a z^{5} \right] \\
h_r(z) &= z^{2} + (1 - a) \frac{2M}{1-M} z^{3} + (1 - a) z^{4} + (1 - a) z^{5} + \sum_{i=6}^{\infty} a_{i-6} z^{i-1}
\end{align*}
\]

(20)

To reveal the main characteristics of the transients, most items that contains \(a = T/RC\) are neglected, since magnitude of \(T/RC\) is usually much smaller than unity. Furthermore, the discrete-time transient responses approximate

\[
\begin{align*}
h_i(z) &\approx \frac{v_{out}T}{RC} \left( z^{1-1} + 2z^{2} + z^{3} \right) \\
h_g(z) &\approx a M(2-M) z^{-1} \\
h_r(z) &\approx \sum_{i=2}^{\infty} z^{i-1}
\end{align*}
\]

(21)
Although (21) is less accurate than (20), it reveals the main characteristics of (20). According to (21), when the load steps by a unit, the output voltage deviates by $2v_{\text{out}}T/R^2C$ maximum, and stabilizes in three switching cycles. When a unity step of input voltage occurs, the output voltage will deviate by $aM(2 - M)/(1 - M)$ and it lasts for only one switching cycle. When the reference voltage steps, the output voltage tracks it and stabilizes in two switching cycles.

Furthermore, based on specifications in Section 5, different transients are calculated from (20) and (21), respectively. As shown in Figure 7, both approaches derive similar results. Comparatively, (20) is more accurate and it shows details, while (21) reveals the main characteristics of (20). During an unit $v_{\text{in}}$ step, the output voltage deviates by 0.085 V and re-stabilizes in seven switching cycles. During an unit $v_{\text{ref}}$ step, the output voltage tracks $v_{\text{ref}}$ in five switching cycles.

![Figure 7. Output voltage transient responses to (a) unit $R$ step (b) unit $v_{\text{in}}$ step (c) unit $v_{\text{ref}}$ step.](image)

**4.3. Robustness to Deviated Operation Point**

Although the LDCB and DCB controls have the same small signal model at the typical operation point, they are not equivalent when the operation point is deviated. Therefore, the robustness of LDCB controller must be verified with deviations of input voltage, output voltage and load.

Closed-loop small signal model of the system under deviated operation point is given in Figure 8. The LDCB controller is modeled at a fixed operation point of $[v_{\text{in}}, v_{\text{out}}, R]$, whereas the main power stage operates at a deviated point of $[v_{\text{in}}', v_{\text{out}}', R']$.

**The power stage is at a deviated operation point: $v_{\text{in}}'$, $v_{\text{out}}'$ and $R'$**

![The power stage is at a deviated operation point: $v_{\text{in}}'$, $v_{\text{out}}'$ and $R'$](image)

**The LDCB controller is at typical operation point: $v_{\text{in}}$, $v_{\text{out}}$ and $R$**

![The LDCB controller is at typical operation point: $v_{\text{in}}$, $v_{\text{out}}$ and $R$](image)
Based on specifications in Section 5, the typical operation point is at \( v_{\text{in}} = 20 \text{ V}, v_{\text{out}} = 10 \text{ V}, R = 7.5 \Omega \), and the LDCB controller is derived with this point. However, the power stage can operate at other conditions. Thus, it is modeled with more than \( \pm 30\% \) deviations of operation point, i.e., \( v'_{\text{in}} \in [14 \text{ V}, 26 \text{ V}], v'_{\text{out}} \in [7 \text{ V}, 13 \text{ V}], R' \in [5 \Omega, 10 \Omega] \). The mismatched operation point causes change of the closed-loop model, which is simulated to verify the robustness of LDCB controller. With deviated operation point, zeros and poles of \( F_{vl}(z), F_{vg}(z) \) and \( F_{vr}(z) \) are plotted in Figures 9–11 respectively.

As shown in Figure 9, two main poles of \( F_{vl}(z) \) locate at 0.639 \( \pm 0.336 \), which are conjugate and they dominate the output voltage transient response to a load step. When the input voltage increases from 14 V to 26 V, migrations of the main poles indicate a higher bandwidth and damping factor. When the load resistance and output voltage changes by \( \pm 30\% \), variations of the main poles are relatively small. A zero at \( z = 1 \) shows that \( F_{vl}(z) |_{z=1} = 0 \), which indicates zero DC gain to load. Therefore, the output voltage steady state value is not influenced by the load resistance.

Under the same deviations of operation point, zeros and poles of \( F_{vg}(z) \) are given in Figure 10. Migrations of two main poles are exactly the same as those in Figure 9. A zero at \( z = 1 \) indicates that \( F_{vg}(z) |_{z=1} = 0 \) or differential characteristic, thus the output voltage steady state value is not influenced by the input voltage.

![Figure 9. Zeros and poles of \( F_{vl}(z) \).](image)

![Figure 10. Zeros and poles of \( F_{vg}(z) \).](image)
Zeros and poles of $F_{vd}(z)$ under the same deviations are given in Figure 11. Migrations of the two main poles are exactly the same as those in Figures 9 and 10. For $F_{vd}(z)$, substituting $z = 1$ into (18) gives $F_{vd}(z)|_{z=1} = 1$, which indicates unity DC gain to the reference voltage. Therefore, the output voltage tracks $v_{\text{ref}}$ at steady state.

All above plots share the same poles, where two main poles indicate that the achieved bandwidth is about $0.18\pi/T$. This bandwidth is relatively high for DC-DC applications, and it suggests a transient response time around $0.35/(0.18\pi/T) \approx 6T$. This matches with that of the results in Figure 7.

4.4. Robustness to Inductance Deviation

In order to verify the LDCB control robustness to inductance deviation, zero/pole trajectories are simulated when the inductance deviates from $0.8L$ to $1.2L$, as shown in Figure 12.

In all simulated results, the poles remain inside the unit cycle, and the variations are relatively small. This indicates that inductance deviation has minor influences to the output voltage transient responses. For both $F_v(z)$ and $F_{vg}(z)$, the zero at $z = 1$ is not changed, which indicates zero DC gain to load and line voltage. Therefore, with deviated inductance, the output voltage steady state value is still not influenced by load and line voltage. For $F_{vg}(z)$, a zero outside the cycle moves inside, which changes the gain at low frequency. However, the influence to line transient is minor, since line transient
is dominated by the main poles. All results prove that LDCB control is capable to maintain the transient performance with inductance deviation of ± 20%, which is an adequate margin for most inductors.

5. Experimental Results

All analyses and simulations prove the stability and robustness of the converter under LDCB control. The results indicate a fast and stable transient response. In this section, transient performance of the converter is further verified through experiments. A buck converter prototype is constructed as the power stage, and the main specifications are given in Table 2.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L$</td>
<td>10 μH</td>
</tr>
<tr>
<td>$C$</td>
<td>40 μF</td>
</tr>
<tr>
<td>$v_{in}$</td>
<td>20 V</td>
</tr>
<tr>
<td>$v_{out}$</td>
<td>10 V</td>
</tr>
<tr>
<td>$R$</td>
<td>7.5 Ω (5 Ω−10 Ω)</td>
</tr>
<tr>
<td>$T$</td>
<td>10 μs</td>
</tr>
</tbody>
</table>

The switching frequency is 100 kHz, and the converter operates at DCM. A photograph of the prototype is shown in Figure 13. The control board adopts a FPGA (Cyclone IV EP4CE22F17C6) to carry out all control algorithms. The input and output voltages are sampled by ADC LTC2314.

In the following, different transients under conventional proportion-integral (PI) control, DCB control and LDCB control are compared. Furthermore, the hardware and calculation lags under different controls are also compared.

5.1. Output Voltage Transient Responses under Different Controls

The output voltage transient responses to load under different controls are verified when $R$ steps from 10 Ω to 5 Ω. According to analyses in Section 4, the output voltage under LDCB control deviates by 0.085 V maximum under a unit $R$ step, and it re-stabilizes in seven switching cycles. Therefore, the output voltage is expected to deviate by −0.43 V maximum when $R$ steps from 10 Ω to 5 Ω, and it should re-stabilize in 70 μs. The experimental results are given in Figure 14. With PI control, the output voltage deviates by −0.6 V maximum, and it re-stabilizes in 230 μs. The DCB and LDCB controls achieve similar transient performance. Under either control, the output voltage re-stabilizes in 70 μs, while the maximum deviations are very close. The results match with that of analyses in Section 4.
Furthermore, the hardware and calculation lags under different simulations and analyses. With the modified algorithm and improved parallelism, which save the hardware cost and reduce the calculations, and they are based on the same FPGA control board, i.e., discrete charge balance (DCB) control (DCB) control should deviate by $-0.1$ V maximum when $v_{\text{in}}$ steps from 20 V to 18 V, and it re-stabilize in 70 $\mu$s. The experimental results are given in Figure 14. With PI control, the output voltage deviates by $-0.24$ V maximum, and it re-stabilizes in 130 $\mu$s. Based on analyses in Section 4, the output voltage under LDCB control should deviate by $-0.1$ V maximum when $v_{\text{in}}$ steps from 20 V to 18 V, and it should re-stabilize in 60 $\mu$s. In the experiment, both DCB and LDCB controllers achieved very small output voltage deviations. The results highly match with that of simulations and analyses. With DCB and LDCB controls, the output voltage returns to 10 V in two switching cycles. After a minor oscillation, it re-stabilizes in 70 $\mu$s and 60 $\mu$s, respectively.

![Figure 14](image1.png)

**Figure 14.** Output voltage transient responses when the load steps from 10 $\Omega$ to 5 $\Omega$ (a) PI control (b) discrete charge balance (DCB) control (c) linearized discrete charge balance (LDCB) control.

The output voltage transient responses to input voltage under different controls are verified when $v_{\text{g}}$ steps from 20 V to 18 V, as shown in Figure 15. With PI control, the output voltage deviates by $-0.24$ V maximum, and it re-stabilizes in 130 $\mu$s. Based on analyses in Section 4, the output voltage under LDCB control should deviate by $-0.1$ V maximum when $v_{\text{in}}$ steps from 20 V to 18 V, and it should re-stabilize in 60 $\mu$s. In the experiment, both DCB and LDCB controllers achieved very small output voltage deviations. The results highly match with that of simulations and analyses. With DCB and LDCB controls, the output voltage returns to 10 V in two switching cycles. After a minor oscillation, it re-stabilizes in 70 $\mu$s and 60 $\mu$s, respectively.

![Figure 15](image2.png)

**Figure 15.** Output voltage transient responses when the input voltage steps from 20 V to 18 V (a) PI control (b) discrete charge balance (DCB) control (c) linearized discrete charge balance (LDCB) control.

Output voltage transient responses to the reference voltage under different controls are verified when $v_{\text{ref}}$ steps from 10 V to 10.5 V, as shown in Figure 16. With PI control, the output voltage tracks $v_{\text{ref}}$ in 80 $\mu$s, and an overshoot of 0.2 V, i.e., 40 %, is induced. The DCB and LDCB controllers achieve similar results in this transient. Both output voltages track $v_{\text{ref}}$ in 50 $\mu$s, and the result matches with that of analyses in Section 4.

![Figure 16](image3.png)
Calculations, and they are based on an optimized algorithm and improved parallelism, which save the hardware cost and reduce the calculation lag. The parallelism of LDCB controller results in the least calculation lag of 275 ns, which is even less than that of DCB controller. While algorithm of LDCB controller is simplified, resulting in a reduced hardware cost and calculation lag. Furthermore, the reduced lag provides potential for a higher switching frequency under the same hardware speed.

5.2. Hardware and Lag Analyses for Different Control Algorithms

Both DCB and LDCB controllers achieve much better transient performance than that of PI controller. Compared with DCB control, advantage of the proposed LDCB controller mainly lies in its simplified algorithm and improved parallelism, which save the hardware cost and reduce the calculation lag. Detailed comparisons of hardware and calculation lags under different controls are given in Table 3. All algorithms have been optimized with the least calculations, and they are based on the same FPGA control board, i.e., Cyclone IV EP4CE22F17C6 (operating at 200 MHz).

Table 3. Hardware and calculation lags of different control algorithms.

<table>
<thead>
<tr>
<th>Control Algorithms</th>
<th>PI</th>
<th>DCB</th>
<th>LDCB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adds</td>
<td>3</td>
<td>7</td>
<td>9</td>
</tr>
<tr>
<td>Multiplies</td>
<td>2</td>
<td>4</td>
<td>6</td>
</tr>
<tr>
<td>Divisions</td>
<td>0</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>Square-roots</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Parallel calculations</td>
<td>1/5</td>
<td>4/14</td>
<td>12/15</td>
</tr>
<tr>
<td>Total logic elements</td>
<td>2575</td>
<td>4339</td>
<td>2964</td>
</tr>
<tr>
<td>Total registers</td>
<td>1866</td>
<td>3109</td>
<td>2232</td>
</tr>
<tr>
<td>Calculations lag</td>
<td>350 ns</td>
<td>600 ns</td>
<td>275 ns</td>
</tr>
<tr>
<td>Sampling lag</td>
<td>300 ns</td>
<td>300 ns</td>
<td>300 ns</td>
</tr>
<tr>
<td>Overall lag</td>
<td>650 ns</td>
<td>900 ns</td>
<td>575 ns</td>
</tr>
<tr>
<td>Potential $f_{max}$</td>
<td>1.5 MHz</td>
<td>1.1 MHz</td>
<td>1.7 MHz</td>
</tr>
</tbody>
</table>

Conventional PI controller induces the minimum calculations, i.e., three adds and two multiplies, which results in the least hardware cost, i.e., 2575 logic elements and 1866 registers. The DCB control algorithm is complicated owing to the division and square root calculations, which lead to the highest hardware cost, i.e., 4339 logic elements and 3109 registers. The LDCB controller requires nine adds and six multiplies, resulting in a medium hardware cost of 2964 logic elements and 2232 registers. Compared with conventional DCB controller, the LDCB controller reduces the hardware cost by 31.7% in logic elements and by 28.2% in registers. Furthermore, although LDCB controller requires 15 calculation elements, i.e., nine adds and six multiplies, 12 of them can be carried out in parallel. The parallelism of LDCB controller results in the least calculation lag of 275 ns, which is even less than that of PI controller. The overall lag is 575 ns, which provides potential for the highest switching frequency of 1.7 MHz.

As a conclusion, the proposed LDCB controller achieves similar transient performance to that of DCB controller. While algorithm of LDCB controller is simplified, resulting in a reduced hardware cost and calculation lag. Furthermore, the reduced lag provides potential for a higher switching frequency under the same hardware speed.
6. Conclusions

This paper presents a LDCB control strategy for DCM buck converter. The control algorithm and scheme are derived through linearizing conventional DCB controller. Since the LDCB controller has the same small signal model as that of DCB controller, it achieves similar control loop bandwidth and transient performance. Furthermore, benefiting from the simplified algorithm and parallel calculations, the LDCB controller provides advantages of a simplified algorithm and a reduced calculation lag. Compared with conventional DCB controller, the hardware cost is greatly reduced, where the logic elements are reduced by 31.7%, and the registers are reduced by 28.2%. Besides, the calculation lag is decreased from 600 ns to 275 ns, which provides potential for a higher switching frequency. The stability under LDCB control is verified by closed-loop analyses, while ±30% deviation of operation point and ±20% deviation of inductance are introduced. In all deviated conditions, migrations of the main poles are relatively small, which prove the robustness of LDCB control. Finally, experimental results shown that the proposed LDCB controller achieves similar transient performance to DCB controller. While compared with conventional PI controller, the LDCB controller reduces the transient response time by more than 50%.

Author Contributions: Methodology, Y.S.; supervision, S.C.; validation, D.L.; writing—original draft, R.M.; writing—review & editing, L.L.

Funding: This work was supported by the National Natural Science Foundation of China under Grant 61701184.

Acknowledgments: This work is supported by Huazhong University of Science and Technology.

Conflicts of Interest: The authors declare no conflict of interest.

References


© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).