Effect of Annealing Temperature for Ni/AlO$_x$/Pt RRAM Devices Fabricated with Solution-Based Dielectric

Zongjie Shen 1,2, Yanfei Qi 1,3, Ivona Z. Mitrovic 2✉, Cezhou Zhao 1,2, Steve Hall 2, Li Yang 4,5, Tian Luo 1,2, Yanbo Huang 1,2 and Chun Zhao 1,2,*

1 Department of Electrical and Electronic Engineering, Xi’an Jiaotong-Liverpool University, Suzhou 215123, China
2 Department of Electrical Engineering and Electronics, University of Liverpool, Liverpool L69 3BX, UK
3 School of Electronic and Information Engineering, Xi’an Jiaotong University, Xi’an 710061, China
4 Department of Chemistry, Xi’an Jiaotong-Liverpool University, Suzhou 215123, China
5 Department of Chemistry, University of Liverpool, Liverpool L69 3BX, UK
* Correspondence: chun.zhao@xjtlu.edu.cn; Tel.: +86-(0)512-8816-1402

Received: 1 January 1970; Accepted: 28 June 2019; Published: 2 July 2019

Abstract: Resistive random access memory (RRAM) devices with Ni/AlO$_x$/Pt-structure were manufactured by deposition of a solution-based aluminum oxide (AlO$_x$) dielectric layer which was subsequently annealed at temperatures from 200 °C to 300 °C, in increments of 25 °C. The devices displayed typical bipolar resistive switching characteristics. Investigations were carried out on the effect of different annealing temperatures for associated RRAM devices to show that performance was correlated with changes of hydroxyl group concentration in the AlO$_x$ thin films. The annealing temperature of 250 °C was found to be optimal for the dielectric layer, exhibiting superior performance of the RRAM devices with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio (>10$^4$), the narrowest resistance distribution, the longest retention time (>10$^4$ s) and the most endurance cycles (>150).

Keywords: bipolar resistive switching characteristics; annealing temperatures; solution-based dielectric; resistive random access memory (RRAM)

1. Introduction

As one of the promising candidates for next-generation nonvolatile memories, resistive random access memory (RRAM) has received considerable attention due to significant advantages concerning simplicity of structure, low power consumption, fast read & write speed, high scalability and 3-D integration feasibility compared to the industry standard silicon-based flash memories [1–7]. Current candidate materials for the resistive switching (RS) layer of RRAM devices include perovskite, ferromagnetic and metal oxide-based materials [1,3–5,8–11]. In particular, metal oxide-based materials such as AlO$_x$, NiO$_x$, TiO$_x$ and HfO$_x$ are currently extensively discussed because of the simplicity of the material [10,12–14]. Among these materials, AlO$_x$ has been widely applied in gate insulator layers [15–18] and has attracted extensive attention in the RRAM field owing to its wide band gap (~8.9 eV), high thermal stability with Si and Pt, high dielectric constant (~8) and large breakdown electric field [10,14,19–22] as Kim et al. has reported [19,20,23–26]. In addition, the superior elasticity [27] and high toughness [28] make it possible for AlO$_x$ to be applied under various conditions including vibration and pressure environments [29–31]. Cano et al. reported that AlO$_x$-based dielectric layer showed superior stability under environments with hydrofluoric acid pressure [29] and Choi et al. reported large-scale flexible electronics application with AlO$_x$ thin film [31], which have demonstrated that the AlO$_x$ thin film has great potential as a metal oxide layer in RRAM devices.
A number of fabrication methods for incorporation of a metal oxide RS layer in AlO\textsubscript{x}-based RRAM devices have been investigated. Methods based on solution processes for metal oxide thin films have been extensively considered, namely spin \cite{32-34} and dip coating \cite{35-37}, drop casting \cite{34,36-38} and different printing methods. Compared with traditional fabrication methods such as atomic-layer-deposition (ALD) \cite{17,39,40} and magnetron sputtering \cite{28,40,41}, the solution-based method has advantages of low fabrication cost with the elimination of vacuum deposition processes \cite{42}, ease of preparation for precursor materials \cite{39,43,44} and high efficiency of device throughput \cite{27}, which reveals the promising prospect of solution-based methods in RS layer fabrication. Several factors including plasma cleaning time, deposition gaseous environment and annealing temperature are considered to influence the performance of solution-based metal oxide thin films. A limited number of investigations have been reported regarding the relationship between annealing temperature and performance of RRAM device with solution-based RS layer \cite{10,38}.

In this work, the AlO\textsubscript{x} thin film was deposited with a spin-coating method and then annealed at temperatures of 200 °C to 300 °C, in increments of 25 °C. The RRAM devices with solution-based AlO\textsubscript{x} thin film were characterized electrically in terms of operation voltage, ON/OFF ratio between the high resistance state (HRS) and low resistance state (LRS), resistance distribution, retention time and endurance cycles. X-ray photoelectron spectroscopy (XPS) results indicate that these performance metrics are associated with different gradients of hydroxyl group (-OH) concentrations in the AlO\textsubscript{x} thin films with different annealing temperatures. Devices with AlO\textsubscript{x} thin films annealed at 250 °C demonstrated superior performance with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio (>10\textsuperscript{4}), the narrowest resistance distribution, the longest retention time (>10\textsuperscript{4} s) and the most endurance cycles (>150).

2. Device Fabrication

The fabricated Ni(top)/AlO\textsubscript{x}/Pt(bottom) memory device structure with dimensions 2 mm × 2 mm is shown in Figure 1a. Firstly, the substrate comprising layers Pt (200 nm)/Ti/SiO\textsubscript{2}/Si was ultrasonically cleaned in acetone, ethanol and deionized (DI) water, sequentially. Then an aluminum nitrate nonahydrate (Al(NO\textsubscript{3})\textsubscript{3}·9H\textsubscript{2}O) solution consisting of ~9.353 g Al(NO\textsubscript{3})\textsubscript{3}·9H\textsubscript{2}O and 10 mL deionized water was prepared as the 2.5 M AlO\textsubscript{x} precursor. The precursor solution was stirred vigorously for 20 min under ambient air conditions. The Pt substrate surface layer was given a hydrophilic treatment in a plasma cleaner in an atmospheric environment. The AlO\textsubscript{x} precursor solution, filtered through a 0.45 µm polyether sulfone (PES) syringe, was spin-coated onto the substrate at a spin rate of 4500 rpm for 40 s and subsequently annealed at the different desired temperatures of 200 °C, 225 °C, 250 °C, 275 °C and 300 °C for 60 min under ambient conditions. A ~40 nm-thick top electrode (TE) layer of Ni and a ~40 nm-thick capping layer of Al were both deposited by e-beam evaporation. Figure 1b shows a scanning electron microscope (SEM) cross-sectional image of the device, confirming the target thicknesses of ~40 nm, ~30 nm and ~100 nm for Ni, AlO\textsubscript{x} and Pt layers respectively.
1.5 V while some are up to 4 V. In the RESET process, nearly all RESET voltages (V_{RESET}) are around 4 V. During cycling, the HRS was transferred to LRS abruptly in the SET process and the resistance of the LRS began to increase abruptly toward HRS in the RESET process. The SET and RESET process controls the RRAM device transition to ON and OFF states. It is observed that the majority of values of SET voltages (V_{SET}) for the three samples are around 1 V approximately. As illustrated in Figure 3, in the SET operation, the average values of V_{SET} are around 1.5 V, 1.0 V and 2.4 V at 225 °C, 250 °C and 275 °C, respectively. RRAM devices with dielectric layer annealed at 250 °C exhibit the lowest SET voltages (Figure 3a) with the highest ON/OFF ratio (>10^4) between LRS (ON state) and HRS (OFF state). Similar results can be observed in the RESET operation (Figure 3b) although the variation of V_{RESET} average values is not as obvious as that of V_{SET}. Figure 2d shows the cumulative probability for resistance distribution of the RRAM devices annealed at various temperatures. All values of memory resistance at HRS (R_{HRS}) and LRS (R_{LRS}) of consecutive forming-free DC switching cycles were read at 0.1 V. As illustrated in Figure 2d, curves of resistance distribution almost overlap at LRS, indicating that no significant dependence on annealing temperature is apparent at LRS. However, an obvious variation can be observed at R_{HRS}. The uniformity and narrowness of the resistance distribution are key metrics for stability and quality of RRAM devices. A narrow resistance distribution is considered to be a good

An Agilent B1500A high-precision semiconductor analyzer (Agilent Santa Rosa, CA, USA) was employed to measure the I-V characteristics with a two-probe configuration. All electrical measurements were performed in the dark and at room temperature within a Faraday cage. In addition, to investigate the effect of annealing temperatures on device performance, X-ray photoelectron spectroscopy (XPS) spectra of constituent Al and O core level (CL) elements were measured.

3. Results and Discussion

3.1. Memoristic Characteristics Based on Al/Ni/Solution-Based AlO_x/Pt RRAM

The RRAM devices were operated under 1 mA compliance current (CC) and observed to exhibit typical bipolar RS behavior, as illustrated by the I-V characteristics in Figure 2. The devices with the dielectric layer annealed at 200 °C exhibit typical RRAM breakdown characteristics at very low voltage (<0.3 V) while breakdown characteristics of 300 °C annealed devices are not usually observed even for voltages higher than 18 V, which is of course, unsuitable for RRAM device application [45,46]. Therefore, RRAM devices with dielectric layers annealed at 225 °C, 250 °C, 275 °C were considered for further evaluation. Compared with unipolar I-V characteristics of other RRAM devices [47], all RRAM devices with Al/Ni/solution-based AlO_x/Pt structure demonstrate typical bipolar I-V characteristics without forming operation. The current compliance (CC) is set at 1 mA to prevent catastrophic breakdown of the RRAM devices. During cycling, the HRS was transferred to LRS abruptly in the SET process and the resistance of the LRS began to increase abruptly toward HRS in the RESET process. The SET and RESET process controls the RRAM device transition to ON and OFF states. It is observed that the majority of values of SET voltages (V_{SET}) for the three samples are around 1.5 V while some are up to 4 V. In the RESET process, nearly all RESET voltages (V_{RESET}) are around −1 V approximately. As illustrated in Figure 3, in the SET operation, the average values of V_{SET} are around 3.2 V, 1.0 V and 2.4 V at 225 °C, 250 °C and 275 °C, respectively. RRAM devices with dielectric layer annealed at 250 °C exhibit the lowest SET voltages (Figure 3a) with the highest ON/OFF ratio (>10^4) between LRS (ON state) and HRS (OFF state). Similar results can be observed in the RESET operation (Figure 3b) although the variation of V_{RESET} average values is not as obvious as that of V_{SET}. Figure 2d shows the cumulative probability for resistance distribution of the RRAM devices annealed at various temperatures. All values of memory resistance at HRS (R_{HRS}) and LRS (R_{LRS}) of consecutive forming-free DC switching cycles were read at 0.1 V. As illustrated in Figure 2d, curves of resistance distribution almost overlap at LRS, indicating that no significant dependence on annealing temperature is apparent at LRS. However, an obvious variation can be observed at R_{HRS}. The uniformity and narrowness of the resistance distribution are key metrics for stability and quality of RRAM devices. A narrow resistance distribution is considered to be a good

![Figure 1.](image-url)
demonstration of the stability and performance of devices [7,48–50]. In this work, the narrowest resistance distribution of Al/Ni/solution-based AlO$_x$/Pt RRAM devices is found for the 250 °C annealing temperature, which therefore presents the best uniformity of the devices.

Figure 2. I-V curves of Al/Ni/solution-based AlO$_x$/Pt RRAM devices with (resistive switching) RS layer annealed at (a) 225 °C; (b) 250 °C and (c) 275 °C. (d) Resistance distribution of Al/Ni/solution-based AlO$_x$/Pt RRAM device with RS layer deposited at various temperatures.

Figure 3. Voltage distribution of (a) SET operation and (b) RESET operation for Al/Ni/solution-based AlO$_x$/Pt RRAM devices with RS layer annealed at different temperatures.
Figure 2. I-V curves of Al/Ni/solution-based AlOx/Pt RRAM devices with (resistive switching) RS layer annealed at (a) 225 °C; (b) 250 °C and (c) 275 °C. (d) Resistance distribution of Al/Ni/solution-based AlOx/Pt RRAM device with RS layer deposited at various temperatures.

Figure 3. Voltage distribution of (a) SET operation and (b) RESET operation for Al/Ni/solution-based AlOx/Pt RRAM devices with RS layer annealed at different temperatures.

3.2. Endurance and Retention Properties of Al/Ni/Solution-Based AlOx/Pt RRAM

Figure 4 demonstrates the retention and endurance properties at HRS and LRS for the RRAM devices with RS layers annealed at various temperatures. With the results of resistance distribution above, the resistance values of retention and endurance belong to the range of HRS and LRS values in Figure 2d. Resistance values both at HRS and LRS are read at 0.2 V. Figure 4a–c show DC cycles vs resistance at 1 mA CC of devices annealed at 225 °C, 250 °C and 275 °C, which show similar characteristics to those observed in the resistance distribution of Figure 2d. The best resistance distribution can be observed in 250 °C annealed RRAM devices and the worst uniformity of resistance can be observed in 225 °C annealed RRAM devices. Similarly, the endurance property with the best uniformity is demonstrated in the RRAM device annealed at 250 °C while the worst performance is observed in the RRAM device annealed at 225 °C. The same retention property can be observed in Figure 4d, which shows that the device can sustain data for more than 10^4 s.
Figure 4 demonstrates the retention and endurance properties at HRS and LRS for the RRAM devices with RS layers annealed at various temperatures. With the results of resistance distribution above, the resistance values of retention and endurance belong to the range of HRS and LRS values in Figure 2d. Resistance values both at HRS and LRS are read at 0.2 V. Figure 4a,b,c show DC cycles vs resistance at 1 mA CC of devices annealed at 225 °C, 250 °C and 275 °C, which show similar characteristics to those observed in the resistance distribution of Figure 2d. The best resistance distribution can be observed in 250 °C annealed RRAM devices and the worst uniformity of resistance can be observed in 225 °C annealed RRAM devices. Similarly, the endurance property with the best uniformity is demonstrated in the RRAM device annealed at 250 °C while the worst performance is observed in the RRAM device annealed at 225 °C. The same retention property can be observed in Figure 4d, which shows that the device can sustain data for more than 10^4 s.

The best performance was found for an annealing temperature of 250 °C with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio (>10^4), the narrowest resistance distribution, the longest retention time (>10^4 s) and the most endurance cycles (150).

3.3. Switching Mechanism of Al/Ni/Solution-Based AlOₓ/Pt RRAM

With typical bipolar RS performance demonstrated by Al/Ni/solution-based AlOₓ/Pt RRAM devices, the RS modeling with fitting curves (250 °C annealed devices) illustrated in Figure 5a is used to investigate the conduction mechanism. Figure 5a shows evidence for space-charge limited current (SCLC) as the dominant conduction mechanism in 250 °C annealed devices. The fitting results show positive and negative bias regions of I-V characteristics in double logarithmic plots. A large area overlap of SET and RESET can be observed due to the approximately equal values of CC and RESET current. The currents are seen to follow Ohmic conduction (I ∝ V) in the low voltage regime [51,52]. At higher bias voltages, the OFF-state slope shows a transition to about 2.0, consistent with Child’s square law [53,54]. By further increasing the applied voltage, the slope increased to approximately 8.7, again consistent with the SCLC mechanism [53–56].
The process of oxygen ions can be represented as:

\[ O + 2e^- \rightarrow O^{2-} \]

The oxygen vacancies remain in the AlO\textsubscript{x} thin film and constitute the dominant components of CF. This formation process of CF consisting of oxygen vacancies in the AlO\textsubscript{x} thin film is considered to be responsible for the resistance state transition (HRS to LRS) of RRAM devices at the ON state, as depicted in Figure 5b [48,58,60]. Conversely, in the RESET operation, with a negative voltage applied to TE, oxygen ions stored in the electrode drift back to the AlO\textsubscript{x} thin film under the influence of the negative electrical field and therefore reduce the density of oxygen vacancies in the AlO\textsubscript{x} thin film [48,63]. This action dominates the rupture process of CF [15,22,48] and the RRAM devices perform at the OFF state (LRS to HRS).

The formation and rupture mechanism of CF is confirmed to be associated with the characteristics of the RS layer in filamentary RRAM devices with the dependency on film thickness, measurement temperature and deposition temperature [64–67]. In this work, the device performance is found to be dependent on annealing temperature of the dielectric layer and the best performance is observed in the device with a dielectric layer annealed at 250 °C.

Physical characterization was undertaken using XPS. Figure 6a–c show XPS spectra of O 1s core levels for the AlO\textsubscript{x} thin films annealed at 225 °C, 250 °C and 275 °C. The O 1s CL spectrum can be de-convoluted into two sub-peaks with binding energies located at 531.1 eV (O\textsubscript{1}) and 532.2 eV (O\textsubscript{2}) [40,64–67]. The O\textsubscript{1} and O\textsubscript{2} peaks are associated with the metal-oxygen bonds (O\textsubscript{1}) and hydroxyl group (O\textsubscript{2}), respectively [5,66,67]. As illustrated in Figure 6a–c, the hydroxyl-related peak (O\textsubscript{2}) increased with annealing temperatures from 225 °C to 250 °C and decreased from 250 °C to 275 °C. Similar behavior has been observed by Xu et al. [68]. The highest and the lowest concentration of the hydroxyl group is found for samples annealed at 250 °C and 225 °C, respectively. Figure 6d shows the integrated intensity of the two sub-peaks referring to the concentration of hydroxyl group (M-OH) and metal-oxygen bonds (M-O) for the three samples. The observed variation in concentration of hydroxyl group has been found to show strong correlation to RRAM device performance. The best performing
RRAM device annealed at 250 °C has the highest concentration of hydroxyl group, while the worst performance is observed for device annealed at 225 °C which exhibits the lowest concentration of hydroxyl group.

With the different concentrations of M-O and M-OH in the dielectric layer, two main species of compositions, namely AlO$_x$ and Al(OH)$_x$, play dominant roles in switching behavior. We now propose a hypothesis for the relationship between composition and surface roughness of the dielectric layer. The more complex the compositions of the dielectric layer, the higher surface roughness will be present [69–71]. The surface roughness assessed by Atomic Force Microscope (AFM) of dielectric layers annealed at 225 °C, 250 °C and 275 °C are 0.682 nm, 0.230 nm and 0.524 nm, respectively. In 225 °C annealed devices, the similar concentration (~50%) of M-O and M-OH can be detected in the film indicating that the concentration of AlO$_x$ and Al(OH)$_x$ are almost equal. Hence the dielectric layer performance might be affected concurrently by two main compositions. A smooth surface of the dielectric layer is essential to achieve low leakage current and the realization of high-performance dielectric thin films. A higher concentration of M-OH is observed in the 250 °C annealed AlO$_x$ thin film, which indicates that Al(OH)$_x$ has a more dominant influence on the layer properties. Compared with Al(OH)$_x$, the influence of AlO$_x$ is less significant, which results in a lower surface roughness. In addition, the existence of the hydroxyl group in the dielectric layer is associated with water absorption, which affects the permittivity of AlO$_x$ with a slight fluctuation (~9.3–~11.5) and hence the capacitance associated with the dielectric thin film. This part will be submitted to further investigation.

Figure 6. XPS spectra of O 1s CLs for Al/Ni/solution-based AlO$_x$/Pt RRAM devices annealed at (a) 225 °C; (b) 250 °C and (c) 275 °C. (d) Integrated intensities of O 1s CL sub-peak referring to M-OH bond and M-O bond for solution-based AlO$_x$ layers annealed at different temperatures.

(a) 225°C
- O 1s
- O$_2$
- Background
- Simulation

(b) 250°C
- O 1s
- O$_2$
- Background
- Simulation

(c) 275°C
- O 1s
- O$_2$
- Background
- Simulation

(d) M-OH
- M-O
4. Conclusions

RRAM devices with Al/Ni/AlOx/Pt structure were fabricated by a solution-based process with the RS layer annealed at 200 °C, 225 °C, 250 °C, 275 °C and 300 °C. The effect on RRAM device performance for annealing temperatures of 225 °C, 250 °C, 275 °C was investigated in terms of the operation voltages of RS characteristics, resistance distribution, endurance cycles and retention uniformity. The worst device performance was observed for an annealing temperature of 225 °C and the better performance was demonstrated in the device annealed at 275 °C. The best performance was found for an annealing temperature of 250 °C with the lowest operation voltage (<1.5 V), the highest ON/OFF ratio (>104), the narrowest resistance distribution, the longest retention time (>10^4 s) and the most endurance cycles (150), which indicates the lowest energy consumption and the excellent stability of the RRAM devices. An XPS study has been conducted to determine elements present in the AlOx thin films prepared at different annealing temperature with the aim of explaining the variation of associated RRAM devices performance. The device performance was considered to be related to the concentration gradient of hydroxyl groups in the solution-based AlOx thin films for different annealing temperatures.

Author Contributions: Conceptualization, Z.S., Y.Q. and C.Z. (Chun Zhao); Methodology, Z.S., Y.Q. and C.Z. (Chun Zhao); Software, Z.S., Y.Q., T.L. and Y.H.; Validation, Z.S., C.Z. (Chun Zhao) and S.H.; Formal Analysis, Z.S., Y.Q., I.Z.M., C.Z. (Chun Zhao), S.H. and C.Z. (Chun Zhao); Investigation, Z.S. and Y.Q.; Resources, C.Z. (Chun Zhao), C.Z. (Cezhou Zhao) and L.Y.; Data Curation, Z.S., Y.Q., T.L. and Y.H.; Writing-Original Draft Preparation, Z.S., Y.Q. and C.Z. (Chun Zhao); Writing-Review & Editing, Z.S., Y.Q., I.Z.M., C.Z. (Chun Zhao), S.H. and C.Z. (Chun Zhao); Visualization, Z.S. and Y.Q.; Supervision, Y.Q., I.Z.M., C.Z. (Cezhou Zhao), S.H. and C.Z. (Chun Zhao); Project Administration, C.Z. (Cezhou Zhao) and C.Z. (Chun Zhao); Funding Acquisition, I.Z.M., C.Z. (Cezhou Zhao) and C.Z. (Chun Zhao).

Funding: This research was funded in part by the National Natural Science Foundation of China (21503169, 2175011441,61704111), Key Program Special Fund in XJTLU (KSF-P-02, KSF-T-03, KSF-A-04, KSF-A-05, KSF-A-07). The authors declare no conflict of interest.

Conflicts of Interest: The authors declare no conflict of interest.

References


33. Li, L. Ternary Memristic Effect of Trilayer-Structured Graphene-Based Memory Devices. Nanomaterials (Basel) 2019, 9, 518. [CrossRef] [PubMed]
35. Li, L.; Li, G. High-Performance Resistance-Switchable Multilayers of Graphene Oxide Blended with 1,3,4-Oxadiazole Acceptor Nanocomposite. Micromachines (Basel) 2019, 10, 140. [CrossRef] [PubMed]


59. Gao, L.; Li, Y.; Li, Q.; Song, Z.; Ma, F. Enhanced resistive switching characteristics in Al<sub>2</sub>O<sub>3</sub> memory devices by embedded Ag nanoparticles. *Nanotechnology* 2017, 28, 215201. [CrossRef] [PubMed]


63. Qi, Y.; Zhao, C.; Liu, C.; Fang, Y.; He, J.; Luo, T.; Yang, L.; Zhao, C. Comparisons of switching characteristics between Ti/Al<sub>2</sub>O<sub>3</sub>/Pt and TiN/Al<sub>2</sub>O<sub>3</sub>/Pt RRAM devices with various compliance currents. *Semicond. Sci. Technol.* 2018, 33. [CrossRef]


