Online Optimal Switching Frequency Selection for Grid-Connected Voltage Source Inverters

Saher Albatran 1,*, Issam A. Smadi 1, Hamzeh J. Ahmad 1 and Ahmed Koran 2

1 Department of Electrical Engineering, Faculty of Engineering, Jordan University of Science and Technology, Irbid 22110, Jordan; iasmadi@just.edu.jo (I.A.S.); hjahmad13@eng.just.edu.jo (H.J.A.)
2 Department of Electrical Power Engineering, Hijjawi Faculty for Engineering Technology, Yarmouk University, Irbid 21163, Jordan; akoran@yu.edu.jo
* Correspondence: saalbatran@just.edu.jo; Tel.: +962-272-01000

Received: 27 October 2017; Accepted: 11 December 2017; Published: 15 December 2017

Abstract: Enhancing the performance of the voltage source inverters (VSIs) without changing the hardware structure has recently acquired an increased amount of interest. In this study, an optimization algorithm, enhancing the quality of the output power and the efficiency of three-phase grid connected VSIs is proposed. Towards that end, the proposed algorithm varies the switching frequency ($f_{sw}$) to maintain the best balance between switching losses of the insulated-gate-bipolar-transistor (IGBT) power module as well as the output power quality under all loading conditions, including the ambient temperature effect. Since there is a contradiction with these two measures in relation to the switching frequency, the theory of multi-objective optimization is employed. The proposed algorithm is executed on the platform of Altera® DE2-115 field-programmable-gate-array (FPGA) in which the optimal value of the switching frequency is determined online without the need for heavy offline calculations and/or lookup tables. With adopting the proposed algorithm, there is an improvement in the VSI efficiency without degrading the output power quality. Therefore, the proposed algorithm enhances the lifetime of the IGBT power module because of reduced variations in the module’s junction temperature. An experimental prototype is built, and experimental tests are conducted for the verification of the viability of the proposed algorithm.

Keywords: grid-connected inverter; power electronics; multi-objective optimization; switching frequency; total demand distortion; switching losses

1. Introduction

Renewable energy resources play a major role in the current world’s energy generation. To interconnect renewable energy resources, grid connected three-phase VSIs are widely utilized [1]. However, the increased number of connections between the VSIs and the grid should never degrade the power quality, particularly at the point of common coupling (PCC), while the total harmonic distortion (THD) should never go beyond a specific limit to prevent harmonics related problems. It is possible to reduce the THD with the switching frequency ($f_{sw}$) being increased. However, when the $f_{sw}$ is increased, the switching losses are likewise increased and, therefore, this can result in a reduction in the inverter’s efficiency as well. Consequently, $f_{sw}$ is typically, but not optimally, chosen as a trade-off between the output power quality and the efficiency at a specific loading condition. Since the operating conditions of the VSI are continuously varying, the variable switching frequency (VSF) enables the inverter switching losses to be decreased in regions where the harmonic content is insignificant, and, in the same sense, the harmonic content can be reduced in the regions where the inverter losses are highly insignificant.
The performance of the three-phase grid connected VSIs is highly dependent on the selected $f_{sw}$. Therefore, literature has proposed numerous algorithms of the VSF to enhance the inverter’s efficiency [2,3], inverter’s transient response [4], and the acoustic noise of induction motor [5]. Switching frequency is varied either within the fundamental period [6–9], or based on the operating conditions [10–12], such that the switching losses or the THD are minimized. In [6], the proposed algorithm is formulated based on the current-ripple analysis of the three-phase inverters in a time-domain. The idea was geared toward the reduction of $f_{sw}$, while maintaining the peak current ripple under a certain limit; consequently, there is a reduction in the average $f_{sw}$, and thus a reduction in switching losses. Application of the above algorithm can be found in [7,8] as well. In [9], the switching frequency trajectory was derived using calculus of variations and based on the current ripples analysis relative to the single-phase inverters in time-domain, in order to reduce the switching losses while meeting certain THD requirements. This method suffers from computational complexity and requires heavy offline calculations. In [10], the efficiency of single-phase inverter is incrementally enhanced, while satisfying standard THD; the result of the algorithm was an increase in the efficiency of the inverter in comparison with the conventional sinusoidal pulse-width modulation (SPWM) as well as the space-vector pulse-width modulation (SVPWM). In any case, the aim of the aforementioned methods was to enhance the efficiency of the inverter, while ensuring that the THD is continuously positioned to the highest allowable limit. An offline technique was proposed by the authors of [11] for the minimization of the losses of VSIs based on multi-objective optimization, where the proposed algorithm was used to control synchronous motors. Meanwhile, the target is characterized based on the weighted combination of the peak-to-peak ripple of electromagnetic torque and switching losses, in a way that a fair balance is achieved. In [12], an optimization process was applied on the electric and hybrid vehicle motor drive, in which $f_{sw}$ was varied with different modulation indices or input voltages. Concurrent switching losses minimization and dead-time compensation study was presented in [13] under various power levels and different power factors. Compared with discrete pulse width modulation techniques, switching losses were reduced by 15%.

The switching losses were reduced at high current-levels in [14] by proposing new SVPWM strategies in which the number of switch commutations of the quasi-Z-source inverter is reduced. In [15], a lower number of commutations is achieved by the proposed optimization. The variable switching frequency reduces about 19% of the switching losses compared with constant switching frequency for similar output current quality. Analytical variable switching frequency is presented in [16] according to the modulation index and a predefined current ripple band. The switching frequency varies within the fundamental cycle (sub-fundamental) to reduce the switching losses of two level inverter traction drive system. In [17], the switching loss is analyzed under different discontinuous SVPWM techniques for balanced two-phase load fed by a three-leg inverter. The algorithm tried to balance the switching losses of each phase-leg at lower current ripple. In [18], 3D-SVPWM of four-leg VSI was presented to reduce the switching losses of the proposed shunt compensator by 33%. The efficiency of a grid-tied full bridge inverter is improved in [19] using the variable switching frequency scheme. The authors minimize the switching losses at predefined THD using a bipolar modulation scheme. Variable switching frequency was used in [20] to reduce switching losses and electromagnetic interference (EMI) noise of a common voltage oriented SPWM rectifier considering the restrictions on voltage ripple at the direct current (DC) link.

The THD and the maximum torque ripple of the permanent magnet synchronous machine are optimized in [21]. For this target, the authors presented a finite control set model based on a predictive control scheme. A new behavioral model for losses in power semiconductors was proposed in [22] where the impacts of gate resistance and gate voltage are considered. A summary of the several behavioral models existing in literature and industry was listed.

The major contribution this paper puts in place is the proposition of an efficient and practically sound VSF algorithm whereby there is an online variation of $f_{sw}$ at various loading conditions, including the ambient temperature effect. The intensive calculations that are typically required with the exiting $f_{sw}$
variation-laws are avoided in the proposed algorithm. Moreover, the benefits of the proposed algorithm include the improvement of the inverters’ switching devices and packaging reliability by reducing the variations in the junction temperature, which has a direct effect on the lifetime of the inverter. The attractiveness of this algorithm lies in its simplicity, in which the online computation of the optimal switching frequency can be easily done. Most of the algorithms that have been introduced in the literature suffer from computational complexity that makes them lack practical sound. The advantages of this new proposed algorithms can be summarized in four main points: (1) easy to be implemented using micro-controllers; and (2) the proposed procedure can be generalized for any power converter that includes multi-level inverters regardless of the control mode and the used technology of the power device. However, the proposed mathematical derivations are discussed on an IGBT power module of Infineon® FP50R06KE3 (Neubiberg, Germany). The same procedures are valid for different technologies that have different power loss analysis. (3) The proposed procedure does not require offline computations and lookup tables; and, (4) since the temperature is considered in the proposed algorithm, the algorithm can reduce the thermal stress on the inverter during high ambient temperature by reducing the switching frequency. Conversely, if the energy loss parameters are not directly given from the manufacturer datasheets, the parameters can be experimentally characterized.

The remaining parts of this study are organized as follows. Short summary of the architecture and the control mode of operations of VSIs are presented in Section 2. Section 3 presents the estimation of power losses. Section 4 presents the thermal modeling of the IGBT power module. Section 5 presents the time-domain current ripple analysis. Section 6 presents the proposed variable switching algorithm. Section 7 presents a discussion of the experimental validation. Finally, Section 8 concludes the paper.

2. Voltage Source Inverters

VSIs are crucial components in the alternating current (AC) microgrids and modern power systems. To ensure power system reliability, integrating distribution generators (DGs) with existing power systems has some technical and practical constraints. One of these main limitations is power system stability. Voltage stability becomes more important if the microgrid is off-grid (i.e., isolated microgrid) or if connected with a relatively weak power system. The controllability of the VSIs and the DGs adds effective and supportive actions that can improve the performance of the power systems and microgrids in steady state and transient modes of operation [23].

VSIs can be categorized into three main modes of operation and control schemes. The first one is usually named as a grid-forming power converter in which the VSI is working as a conventional AC source. The voltage and the frequency are controlled and stabilized; however, the output current is load dependent. The uninterruptible power supply (UPS) is an appropriate example of grid-forming VSI. The UPS delivers certain voltage and frequency, where the input of the UPS is also considered as a DC, regardless of being from isolated batteries or converted from an online AC power supply.

The second category is known as grid-feeding power converters. Under this mode of operation, the voltage control is not targeted in the control scheme of the VSI. Moreover, the VSI is working as a current source to supply the desired real and reactive powers. Feeding an energized power system adds more restrictions to the VSI and synchronizing the voltage at PCC is crucially important to track the desired real and reactive power set points. In the previous two modes of operation, either the voltage or the current is controlled. For power system stability, it is occasionally important to control both the output voltage and current. This category is known as grid-supporting power converters and can be classified into two modes: (1) besides supplying the demanded active and reactive powers, it must contribute to stabilizing the voltage and/or the frequency of the grid-connected systems; and (2) the supplied active and reactive powers are subjected to the output voltage magnitude. The voltage magnitude and frequency have higher priority in the second mode than the first mode, and, hence, they can be implemented either in islanded or grid connected microgrids [23].

The proposed algorithm is not limited to one topology or control mode from the aforementioned architectures. However, for the sake of discussion and clarity, the grid-forming scheme is taken as
an example in this paper. Figure 1 shows the grid-forming scheme associated with the proposed algorithm, as executed in the FPGA, which will be discussed in detail throughout the paper. To this end, any control scheme ends by generating the power reference to the pulse width modulator. The second and the important side for the modulator is generating the carrier signal and the switching frequency that are related to the proposed work. The inputs of the VSF algorithm are the loading measurements and the measured temperature.

![Figure 1](image-url) Grid-feeding VSI associated with the proposed VSF algorithm. PWM: pulse width modulation.

### 3. Estimation of Power Losses in IGBT Power Modules

Basically, the occurrence of power losses in the inverters must be appropriately dissipated to prevent system malfunction because of overheating. The design of the cooling systems, which take responsibility for the dissipation of power losses should be optimized to prevent system failure due to insufficient design or higher costs due to overestimation. The power losses rely on the utilized modulation scheme, loading conditions and the used semiconductor switch. The behavioral model alongside loss parameters taken from the device datasheet has been adopted in this paper due to its simplicity as in [24]. Moreover, in [25,26], the adopted behavioral model provides a good estimate of the actual losses as can be deduced from their comparative analysis.

Furthermore, the antiparallel diode and IGBT encounter power losses, which include driving losses and blocking losses. These losses tend to be insignificant and can be ignored [27]; the diode turn-on losses can be ignored as well [28]. Therefore, significant power losses are usually caused by: (i) the conduction losses [26,29], (ii) the switching losses (IGBT turn on and off losses), (iii) and the diode turn-off losses (the reverse recovery losses). A typical inverter module datasheet is comprised of valuable information regarding switching and conduction losses of its specific IGBT and diode. The datasheet information will be utilized for the estimation of the significant power losses that occur in the inverter, which will be further discussed and derived in detail in the subsections that follow.
3.1. Conduction Losses

The on-state voltage of IGBT ($V_{CE}$) varies with the collector current as depicted from the device voltage–current (V–I) curves at different junction temperatures ($T_j$) as shown in Figure 2. Due to this, it is possible to find the IGBT’s on-state voltage as a function of the collector current. Moreover, the IGBT’s on-state voltage relies on the on-state resistance ($R_{CE}$), including the threshold voltage of the IGBT ($V_{CEO}$). In Figure 3, $R_{CE}$ is the reciprocal of the slope connecting points 1 and 2 of the linearized V–I curve while $V_{CEO}$ is the extrapolation of this curve to the voltage-axis. Meanwhile, the on-state resistance and the threshold voltage are temperature dependent, and, hence, this dependency should be considered. This can be achieved by interpolating $R_{CE}$ and $V_{CEO}$ for a given junction temperature as in Equations (1) and (2) and Figure 4:

$$R_{CE}(T_j) = 5.82 \times 10^{-7} T_j^2 - 3.07 \times 10^{-5} T_j + 2.38 \times 10^{-2}, \quad (1)$$

$$V_{CEO}(T_j) = -9.10 \times 10^{-6} T_j^2 + 22.76 \times 10^{-5} T_j + 71.54 \times 10^{-2}. \quad (2)$$

As a result, an approximation of the IGBT on-state voltage can be given as

$$V_{CE}(t) = V_{CEO} + R_{CE} i_c(t), \quad (3)$$

where $i_c(t) = i_{pk} \sin(\omega t)$ is the phase-current that flows through the entire IGBT while conducting, $i_{pk}(t)$ is the output phase current peak value and $\omega$ is the angular frequency in rad/s.

![Figure 2. Infineon IGBT V–I curves for power module (Part number: FP50R06KE3) under different junction temperatures [30].](image)

![Figure 3. Linearization of V–I curves for IGBT.](image)
To estimate the average conduction losses of the IGBT for one fundamental phase–current period ($P_{CQ}$), the average losses in each switching period ($T_{sw}$) are lumped together, and then divided by the total number of the switching pulses as

$$P_{CQ} = \frac{1}{N} \sum_{n=1}^{N} \int_{(n-1)T_{sw}}^{nT_{sw}} i_c(t)V_{CE}(t)dt,$$  \hspace{1cm} (4)

where $N$ is considered as the total sum of pulses for each fundamental period and $n$ is the switching pulse index.

In a case whereby $f_{sw}$ is highly relative to the fundamental frequency, which is the typical case for SPWM inverter, it is possible to assume that the collector current is constant during every $T_{sw}$, that is,

$$i_c((n-1)T_{sw}) \approx i_c(nT_{sw}).$$  \hspace{1cm} (5)

The IGBT is conducting for $D_nT_{sw}$ at the $n$th switching cycle, where $D_n$ is the duty cycle of the voltage pulses. Therefore, Equation (4) can be rewritten as

$$P_{CQ} = \frac{1}{N} \sum_{n=1}^{N} \int_{(n-1)T_{sw}}^{nT_{sw}} i_c(t)V_{CE}(t)dt.$$

Taking Equations (3) and (5) into account, and evaluating the integral in Equation (6) yields

$$P_{CQ} = \frac{1}{N} \sum_{n=1}^{N} \frac{1}{T_{sw}} i_c(nT_{sw}) [V_{CEO} + R_{CE}i_c(nT_{sw})] D_nT_{sw}.$$  \hspace{1cm} (7)
For the summation given in Equation (7), integration can be used to approximate it considering the assumption of $f_{sw}$ is much higher than the fundamental frequency, and this assumption will be used throughout this study. Subsequently, the current flows through the IGBT at half period when its antiparallel diode is not conducting, and the integration is evaluated over half of the fundamental period ($T$) as in Equation (8):

$$P_{CQ} \approx \frac{1}{T} \int_{0}^{T/2} i_c(t)[V_{CE0} + R_{CE} i_c(t)]D(t)dt.$$  

For SPWM modulation, the duty cycle as a function of time can be written as in Equation (9) [24]:

$$D(t) = \frac{1 + m \sin(\omega t + \theta)}{2},$$

where $\theta$ is considered as the angle difference between the output phase current and output phase voltage in radian and $m$ is the modulation index. Then, an evaluation of the integral yields:

$$P_{CQ} = \frac{V_{CE0} i_{pk}^2}{2\pi} + \frac{R_{CE} i_{pk}^2}{8} + \left(\frac{V_{CE0} i_{pk}}{8} + \frac{R_{CE} i_{pk}^2}{3\pi}\right)m \cos(\theta).$$  

The same procedure used to compute the IGBT conduction losses will be used to compute the conduction losses of the antiparallel diode as well. A linear approximation of the V–I characteristics of the diode can be given as

$$V_f(t) = R_f i_f(t) + V_{f0},$$

where $V_{f0}$ is the threshold voltage of the diode and $R_f$ is the forward resistance of the diode. The dependency of $V_{f0}$ and $R_f$ on the junction temperature is expressed in Figure 5 and Equations (12) and (13):

$$R_f(T_j) = -4.16 \times 10^{-8} T_j^2 + 5.27 \times 10^{-6} T_j + 2.14 \times 10^{-2},$$

$$V_{f0}(T_j) = -9.22 \times 10^{-6} T_j^2 - 39.76 \times 10^{-5} T_j + 86.91 \times 10^{-2}.$$  

Figure 5. Interpolation of $V_{f0}$ and $R_f$ for different junction temperatures.
The diode is conducting for \((1 - D_n)T_{sw}\) at the \(n\)th switching cycle. Taking this into consideration and following the same adopted procedure in deriving the conduction losses in the IGBT, the diode conduction losses can be written as in Equation (14):

\[
P_{CD} = \frac{V_{f0}i_{pk}}{2\pi} + \frac{R_{jT}^2}{8} - \left(\frac{V_{f0}^2pk}{8} + \frac{R_{jT}^2}{3\pi}\right) m \cos(\theta).
\]

### 3.2. Switching Losses

The turn-on and off energy losses for every \(T_{sw}\) are provided in the device datasheet. Those are losses that rely substantially on the collector current \(i_c\), the IGBT’s junction temperature \(T_{jQ}\), DC-link voltage \(V_{dc}\), and turn-on \(R_{g,on}\) and turn-off \(R_{g,off}\) gate resistances. For all the previous dependencies to be considered, 3D-curve fitting techniques are used for energy losses to be expressed based on the parameters above. With the use of the surface fitting, the turn-on and the turn-off energy losses \(E_{on}\) and \(E_{off}\) are expressed in terms of \(i_c\) and \(T_{jQ}\), as shown in Figure 6 and Equations (15) and (16). After that, the derived equations must be scaled to include the effect of a specific \(R_{g,on}\), \(R_{g,off}\) and \(V_{dc}\) as in Equations (17) and (18):

\[
E_{on}(i_c, T_j) = 30.34 \times 10^{-3}i_c + 75.79 \times 10^{-6}i_c^2 + 1.2 \times 10^{-4}i_c T_j,
\]

\[
E_{off}(i_c, T_j) = 46.92 \times 10^{-3}i_c - 3.939 \times 10^{-4}i_c^2 + 6 \times 10^{-5}i_c T_j,
\]

\[
E_{on} = \frac{V_{dc}}{V_{dc,test}} \frac{E_{on}(R_{g,on})}{E_{on}(R_{g,on,test})} E_{on}(i_c, T_{jQ}),
\]

\[
E_{off} = \frac{V_{dc}}{V_{dc,test}} \frac{E_{off}(R_{g,off})}{E_{off}(R_{g,off,test})} E_{off}(i_c, T_{jQ}).
\]

![Figure 6](image_url). Interpolation of \(E_{on}\) and \(E_{off}\) for different collector currents and junction temperatures.

The notation ‘test’ represents the value that is utilized in the measurements of the energy losses test. Based on Equations (17) and (18), the average losses due to switching for every fundamental period \(P_{swQ}\) are given as in Equation (19):

\[
P_{swQ} = \frac{1}{NT} \sum_n \left( E_{on} + E_{off} \right).
\]
In Equation (19), $E_{on}$ and $E_{off}$ are functions of the collector current ($i_c(t) = i_{pk} \sin(\omega t)$). Based on estimation, it is assumed that the switching power losses are sinusoidal, while Equations (17) and (18) define the sine function peak of $E_{on}$ and $E_{off}$, respectively, at the peak evaluation of the collector current. An approximation of the summation in Equation (19) can be given by the integration as in Equation (20):

$$P_{swQ} = \frac{1}{T} \left[ (E_{on} + E_{off}) f_{sw} \right]^{T/2}_{0} \sin(\omega t) dt = \frac{E_{on} + E_{off}}{\pi} f_{sw}. \quad (20)$$

### 3.3. Reverse Recovery Losses

Following the same procedure in Section 3.2 but for the diode, Figure 7 shows the reverse recovery energy losses as functions of $i_f$ and $T_j$ and Equation (21) is the corresponding 3D-curve fitted equation:

$$E_{rec}(i_f, T_j) = 20.64 \times 10^{-3} i_f - 4.827 \times 10^{-4} i_f^2 + 7 \times 10^{-5} i_f T_j. \quad (21)$$

As a result, the formulations for the reverse recovery losses are expressed as:

$$E_{rec} = \frac{V_{dc}}{V_{dc, test}} \frac{E_{rec}(R_{g, on})}{E_{rec}(R_{g, on, test})} E_{rec}(i_f, T_j), \quad (22)$$

$$P_{swD} = \frac{E_{rec}}{\pi} f_{sw}. \quad (23)$$

The total IGBT module power losses can be finally formulated as in Equation (24):

$$P_T = 6(P_{CQ} + P_{CD} + P_{swQ} + P_{swD}). \quad (24)$$

![Figure 7. Interpolation of $E_{rec}$ for different diode currents and junction temperatures.](image)

### 4. Thermal Modeling of the IGBT Power Module

Power losses that occur in a semiconductor switch are the main cause of rise of its junction temperature; therefore, a thermal model that estimates the junction temperature from the power losses has to be constructed. Thermal models can be steady-state models such as thermal resistance networks in which only the steady-state temperatures can be estimated, or dynamic models such as...
the well-known Foster and Cauer models that can estimate the transient behavior of the temperature when it changes from one steady-state point to another [31]. For grid-tied inverters, the time interval between two consecutive active-power set-points is much larger than the time constant of the thermal model in general. Since the aim of this study is to develop an algorithm that changes the switching frequency with the change in the steady-state operating conditions (mainly the active-power) as will be described later, thermal transients can be ignored. Hence, a steady-state thermal model is adopted in this study. In steady-state operating conditions, a specific IGBT conducts for a half-cycle, whereas its anti-parallel diode conducts for the other half, which causes the junction temperature to increase during the half-cycle of conduction and decrease during the other one; this causes a junction temperature ripple that the steady-state thermal model cannot estimate. However, for 50–60 Hz operation, the junction temperature ripple is much smaller than the average value of the junction temperature; therefore, a steady-state thermal model can be used. To account for the rise of the instantaneous junction temperature above its average value, the maximum junction temperature that corresponds to the maximum power dissipation is set to a value lower than the maximum operating junction temperature defined in the datasheet of the semiconductor device; this practice is a norm when it comes to the design of cooling systems of semiconductors.

Using the analogy between the electrical and thermal systems, it becomes possible to construct a thermal network whereby each resistor represents the thermal resistance regarding a particular material or path, while each current source represents a source of power loss. Moreover, the temperature difference across a particular material is represented by the voltage difference across the resistor [32].

The thermal resistance of a material in °C/W is defined as its resistance to heat flow across a temperature gradient. In the datasheet of the IGBT modules, the thermal resistances ($R_x$) of the major heat flow paths are provided, the notation ‘x’ can be {j,C,S,A} to denote the junction, case, sink and ambient, respectively. In addition, the zero-order thermal resistance network [26] of the IGBT module shown in Figure 8, is adopted in this study. This thermal model matches the fast-computational time associated with the proposed online variable switching frequency algorithms. The thermal resistance of the heat sink is denoted as ($R_{SA}$). Based on Figure 8, the following relations can be deduced:

$$T_s = 6(P_Q + P_D)R_{SA} + T_{a},$$

$$T_c = 6(P_Q + P_D)R_{CS} + T_{s},$$

$$T_{jQ} = P_Q R_{jCQ} + T_{c},$$

$$T_{jD} = P_{loss,D} R_{jCD} + T_{c},$$

where $T_s$ is the heat sink temperature, $T_a$ is the ambient temperature, $T_c$ is the case (or base-plates), $T_{jQ}$ is the IGBT’s junction temperature, and $T_{jD}$ is the diode’s junction temperature. All the temperatures are in °C.

![Figure 8. The IGBT power module's thermal resistance network.](image-url)
5. Time Domain Current Ripple Analysis

Figure 9 shows the circuit diagram of the grid connected inverter, which includes an inductor (L) to represent the grid-inductance in series with a sinusoidal voltage source (v_g) for the grid to be represented. This representation is valid for any inverter that supplies motor loads and/or grids [33].

Before proceeding with the current-ripple analysis based on time domain, the following assumptions are made:

- The input voltage is ripple-free.
- \( f_{sw} \) is relatively higher compared to the fundamental frequency.
- The modulating signals during each \( T_{sw} \) remain constant.
- The impact of dead-time is neglected.

From the circuit diagram of Figure 9, the voltage between phases \( a \) and \( b \) can be written as

\[
v_{ab} = v_{g,ab} + L \frac{d\hat{i}_{ab}}{dt},
\]

where \( v_{ab} \) is the inverter’s output line-line voltage, \( i_{ab} \) is the phase-current, and \( v_{g,ab} \) is the line-line grid voltage.

As mentioned earlier, the load current consists of the ripple component and the fundamental-frequency component. Therefore, \( i_{ab} \) can be written as

\[
i_{ab} = \bar{i}_{ab} + \hat{i}_{ab},
\]

where \( \bar{i}_{ab} \) is the load current fundamental component and \( \hat{i}_{ab} \) is the load current ripple component. Substituting Equation (30) in Equation (29), yields Equation (31), and then the load current ripple component can be expressed as in Equation (32):

\[
v_{ab} = v_{g,ab} + L \left( \frac{d\bar{i}_{ab}}{dt} + \frac{\hat{i}_{ab}}{dt} \right), \tag{31}
\]

\[
\hat{i}_{ab} = \int \frac{v_{ab} - v_{g,ab}}{L} dt. \tag{32}
\]

The term \( d\bar{i}_{ab} / dt \) doesn’t appear in Equation (32) because of the assumption that the fundamental component is constant within \( T_{sw} \). The inductor resistance can be neglected, and since \( f_{sw} \) is much greater compared to the fundamental frequency, the current ripple component is placed under the assumption of rising and falling in a linear manner around the fundamental value. Using linear approximation, each segment of the current ripple is given as

\[
\hat{i}_{ab} = \frac{t_2 - t_1}{L} (v_{t2} - v_{t1}), \tag{33}
\]
where $\hat{i}_{ab}$ is the current ripple segment over the interval of time $(t_2 - t_1)$, $v_{11}$ is the voltage at time $t_1$ and $v_{12}$ is the voltage at time $t_2$.

The ripple component and the output line-line voltage of the load current at $T_{sw}$ are shown in Figure 10. The ripple of the load current can be given as

$$\hat{i}_{ab} = -\frac{t - t_0}{L}v_{g,ab}; \text{ for } t_0 \leq t \leq t_1,$$

$$\hat{i}_{ab} = -\frac{T_0}{L}v_{g,ab} + \frac{t - t_1}{L}(V_{dc} - v_{g,ab}); \text{ for } t_1 \leq t \leq t_3,$$

$$\hat{i}_{ab} = -\frac{t - t_4}{L}v_{g,ab} + \frac{T_1 + T_2}{L}(V_{dc} - v_{g,ab}) - \frac{T_0}{L}v_{g,ab}; \text{ for } t_3 \leq t \leq t_4.$$ 

![Figure 10. Load current ripple and output line-line voltage during a switching period.](image)

The ripple current mean square value over $T_{sw}$ (i.e., $P_{ab}^2$) can be expressed as

$$P_{ab}^2 = 2f_{sw} \int_{t_0}^{t_4} \hat{i}_{ab}^2 dt = \frac{2V_{dc}^2 f_{sw}}{L^2} \left\{ \int_0^{T_0} t^2 dt + \int_0^{T_3} t^2 dt + \int_0^{T_1+T_2} \left[-T_0 + \left(\frac{V_{dc}}{v_{g,ab}} - 1\right)t\right]^2 dt \right\},$$

$$P_{ab}^2 = \frac{2V_{dc}^2 f_{sw}}{L^2} \left[ T_0^2 \left(T_1 + T_2\right) \left(\frac{V_{dc}}{v_{g,ab}} - 1\right) + \left(\frac{V_{dc}}{v_{g,ab}} - 1\right) \left(T_0(T_1 + T_2)^2 + \left(\frac{V_{dc}}{v_{g,ab}} - 1\right) \frac{(T_1 + T_2)^3}{3} + \frac{T_3^3}{3}\right) \right].$$

The time intervals $T_0$, $T_1$, $T_2$ and $T_3$ can be related to $T_{sw}$ as

$$T_0 = \left(\frac{1}{4} - \frac{1}{4}f_1(t)\right)T_{sw},$$

$$T_1 = \left(\frac{f_1(t) - f_1(t)}{4}\right)T_{sw},$$

$$T_2 = \left(\frac{f_3(t) - f_2(t)}{4}\right)T_{sw},$$

$$T_3 = \left(\frac{1}{4} + \frac{1}{4}f_1(t)\right)T_{sw}.$$
\[ f_1(t) = m \sin(\omega t); \quad f_2(t) = m \sin\left(\omega t + \frac{2\pi}{3}\right); \quad f_3(t) = m \sin\left(\omega t + \frac{4\pi}{3}\right). \quad (43) \]

Substituting Equation (43) in Equations (40), (41), and (42) yields

\[ I_{ab}^2 = \left(\frac{V_{dc}}{L_{fsw}}\right)^2 \frac{m^2}{64} \sin^2\left(2\pi f t + \frac{\pi}{6}\right) \times \left[1 - \sqrt{3} m \sin\left(2\pi f t + \frac{\pi}{6}\right) + \frac{3}{4} m^2\right]. \quad (44) \]

To find the current ripple root mean square (rms) value over a fundamental period \((\hat{I}_{h,rms})\), Equation (44) is integrated over the fundamental period as in Equation (45):

\[ \hat{I}_{h,rms} = \sqrt{\frac{1}{\pi} \int_{-\pi/6}^{5\pi/6} I_{ab}^2 \, d\omega t}. \quad (45) \]

It should be noted that the integration was conducted over the period \([-\pi/6, 5\pi/6]\) and the symmetry justifies integration over a half period. Substituting Equation (44) in Equation (45) gives

\[ \hat{I}_{h,rms} = m \frac{V_{dc}}{16L_{fsw}} \sqrt{2 - \frac{16\sqrt{3}}{3\pi} m + \frac{3}{2} m^2}. \quad (46) \]

If it is a Y-connected load, Equation (46) yields

\[ \hat{I}_{h,rms} = m \frac{V_{dc}}{16\sqrt{3}L_{fsw}} \sqrt{2 - \frac{16\sqrt{3}}{3\pi} m + \frac{3}{2} m^2}. \quad (47) \]

The THD in the inductor current \(THD_i\) is given as

\[ THD_i = \frac{I_{h,rms}}{I_{ab,rms}}, \quad (48) \]

where \(I_{ab,rms}\) is the fundamental current’s rms value.

6. The Proposed VSF Algorithm

Generally, the manufacturers of grid-tied inverters specify the PWM switching frequency \(f_{sw}\) as a design value with respect to the rated operating conditions. Increasing \(f_{sw}\) reduces the rms value of the current ripple and therefore the total demand distortion \(TDD\) is reduced as well. However, the value of \(f_{sw}\) is limited by the heat dissipation capability of the semiconductor power switches and their associated cooling system. When the operating point of the inverter is below the rated conditions, the cooling system appears to be oversized since it is possible to increase the switching frequency and hence enhance the quality of the output current. Using the aforementioned premise, each operating condition can be considered as a design problem; however, the switching frequency is the only degree of freedom that is available in the problem design. Therefore, an algorithm that is able to improve the output power quality of the grid-tied inverter without changing the physical structure of the system is significant from an industrial point of view [34].

Increasing \(f_{sw}\) will increase the power losses and hence reduce the efficiency. However, the output power quality is improved. Since increasing or decreasing \(f_{sw}\) will improve one feature of the system and degrade the other, this means that a conflict between two desired objectives is met, which is a typical multi-objective optimization problem. In such problems, there is no unique optimal solution but rather a set (maybe infinite) of optimal solutions. The selection of one solution among the set of solutions is a degree of freedom left to the preference of the designer [35,36].
To obtain an optimal solution with a reduced computational complexity that is strictly required for an algorithm that can determine the optimal \( f_{sw} \) online (i.e., without heavy offline calculations that are stored in lookup tables), a weighted-sum objective function is defined as follows:

\[
\text{Min} \quad \Psi(f_{sw}) = (1 - w) \times \text{TDD}(f_{sw}) + w \times P_{sw}(f_{sw}),
\]

where \( \Psi \) is the optimization cost function to be minimized. \( f_{sw} \) is bounded by the upper and the lower permissible bounds, \( f_{sw,l} \) and \( f_{sw,u} \), respectively. \( w \in [0, 1] \) is the trade-off factor. To this end, since each individual goal has distinct value, it is advisable to normalize both objectives in order to avoid misleading solutions as

\[
\Psi_n = \frac{P_{sw, total} - P_{\text{ideal,sw}}}{P_{\text{nadir,sw, total}} - P_{\text{ideal,sw}}} + (1 - w) \frac{TDD - TDD_{\text{ideal}}}{TDD_{\text{nadir,sw}} - TDD_{\text{ideal}}},
\]

where \( \Psi_n \) is the normalized cost function, \( TDD_{\text{ideal}} \) is the \( TDD \) at \( f_{sw,u} \), \( TDD_{\text{nadir,sw}} \) is the \( TDD \) at \( f_{sw,l} \), \( P_{\text{ideal,sw, total}} \) is the least expected switching losses, and \( P_{\text{nadir,sw, total}} \) is the highest acceptable switching losses.

Furthermore, the optimal value of \( f_{sw} (f_{sw}^{\text{opt}}) \) can be found by equating the first order derivative of Equation (50) to zero, that is:

\[
\frac{d\Psi_n}{df_{sw}} = w \frac{1}{f_{sw,u} - f_{sw,l}} - (1 - w) \frac{f_{sw,l} f_{sw,u} f_{sw,l} f_{sw,u}^2}{f_{sw,u} - f_{sw,l} f_{sw,u}^2} = 0.
\]

Rearranging Equation (51) yields

\[
f_{sw}^{\text{opt}} = \sqrt{\frac{1 - w}{w} f_{sw,l} \times f_{sw,u}}.
\]

As the operation and the loading conditions are varying, there is a change in the energy losses. Therefore, \( f_{sw,u} \) changes. In other words, for every new condition that emerges, a new optimization problem is solved. The maximum allowable switching frequency (\( f_{sw,u} \)) can be expressed based on switching energy losses given in Equation (53). However, \( f_{sw,l} \) is restricted by the highest allowable \( TDD \), which is assumed to be 5%. The minimum allowable switching frequency can be expressed as in Equation (54):

\[
f_{sw,u} = \frac{\pi}{6(\text{on} + E_{\text{off}} + E_{\text{rec}})} \cdot \phi_{\text{sw, total}}.
\]

\[
f_{sw,l} = \left( \frac{mV_{dc}}{16\sqrt{3}L} \sqrt{2 - \frac{16\sqrt{3}}{3\pi}m + \frac{3}{2}m^2 \frac{1}{I_{\text{rated}}^2 L_{\text{rms}}}} \right) \frac{1}{0.05}.
\]

Making use of Equations (53) and (54), (52) can be rewritten as

\[
f_{sw}^{\text{opt}} = \sqrt{\frac{1}{0.05} \left( \frac{mV_{dc}}{16\sqrt{3}L} \sqrt{2 - \frac{16\sqrt{3}}{3\pi}m + \frac{3}{2}m^2 \frac{1}{I_{\text{rated}}^2 L_{\text{rms}}}} \right) \times \frac{\pi}{6(\text{on} + E_{\text{off}} + E_{\text{rec}})} \times \frac{1 - w}{w}}.
\]

The highest permissible losses are limited by the highest allowable \( T_{JQ} \) and \( T_{JD} \). This value has to be evaluated for each new ambient temperature. Based on the thermal layout in Figure 8, the highest permissible total losses for each diode (\( P_{\text{D\_max}} \)) at a given ambient temperature can be given as in
Equation (56) and the highest permissible losses for each IGBT ($P_{Q_{\text{max}}}$) can be related to Equation (56) as shown in Equation (57):

\[
P_{D_{\text{max}}} = \frac{T_{jD_{\text{max}}} - T_a}{R_{JC} + 6 \left( R_{CS} + R_{SA} + \frac{R_{JCD}}{R_{JCQ}} (R_{CS} + R_{SA}) \right)},
\]

\[
P_{Q_{\text{max}}} = \frac{R_{JC}}{R_{JCQ}} P_{D_{\text{max}}}.
\]

From Equations (56) and (57), the highest permissible losses ($P_{\text{nadir,sw, total}}$) can be evaluated with a consideration of just the switching loss aspect as follows:

\[
P_{\text{nadir,sw, total}} = 6 \left( P_{D_{\text{max}}} \left( 1 + \frac{R_{JCD}}{R_{JCQ}} \right) - P_{CD} - P_{CQ} \right).
\]

Figure 1 shows the implementation of the proposed algorithm in the FPGA platform. The operating conditions including the modulation index, the DC-link voltage, and grid current, and the power factor are used to estimate the conduction losses utilizing Equations (10) and (14) and the energy switching losses evaluating Equations (17), (18) and (22). From the power and energy losses' estimates, the optimal switching frequency is computed from Equation (55). Since the junction temperatures and power losses are mutually dependent, an iterative solution must be used as in Figure 11. It should be mentioned that the effect of the ambient temperature is taken into consideration as feedback from the case temperature, since the IGBT power module includes a thermistor that can be measured as in Figure 1.

---

**Figure 11.** Flowchart of the iterative calculation of junction temperature.

---

**Figure 12.** Experimental test-bed.
7. The Experimental Results

Validating the significance of this proposed algorithm requires the setup of an experiment as in Figure 12. The experimental tests were performed on three-phase IGBT power module (Part Number: FP50R06KE3) cascaded with passive low pass inductor and capacitor (LC) filter output and supplying a Y-connected resistive load. Table 1 illustrates the system parameters and Table 2 depicts the optimal switching frequency at different loading conditions alongside total switching losses, $TDD$, and case temperature assuming a weighting factor of 0.6. As is evident, the proposed algorithm varies $f_{sw}$ to obtain the best balance between the $TDD$ and the switching losses based on inverter’s loading conditions including the ambient temperature. When this system is at heavy loads, switching losses are high; therefore, the algorithm reduces $f_{sw}$, while keeping the $TDD$ below the 5% limit (IEEE standard 519-2014). However, at light loads, the switching losses becomes low; hence, the algorithm increases the switching frequency for the output current quality to be enhanced.

![Figure 11. Flowchart of the iterative calculation of junction temperature.](image)

**Figure 12.** Experimental test-bed.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient temperature ($T_a$)</td>
<td>20 °C</td>
</tr>
<tr>
<td>Filter inductance ($L$)</td>
<td>1.7 mH</td>
</tr>
<tr>
<td>Modulation index ($m$)</td>
<td>1</td>
</tr>
<tr>
<td>Filter capacitance ($C$)</td>
<td>10 µF</td>
</tr>
<tr>
<td>Input dc voltage ($V_{dc}$)</td>
<td>200 V</td>
</tr>
<tr>
<td>Rated output current ($I_{L,\text{rated}}$)</td>
<td>5 A</td>
</tr>
<tr>
<td>Heat sink thermal resistance ($R_{SA}$)</td>
<td>1.5 °C/W</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>% of Rated Power</th>
<th>$f_{sw}$ (kHz)</th>
<th>$P_{sw,\text{total}}$ (W)</th>
<th>$TDD$ %</th>
<th>$T_c$ (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>37.5</td>
<td>4.63</td>
<td>1.69</td>
<td>28.08</td>
</tr>
<tr>
<td>20</td>
<td>26.5</td>
<td>6.53</td>
<td>2.39</td>
<td>32.08</td>
</tr>
<tr>
<td>30</td>
<td>21.7</td>
<td>7.98</td>
<td>2.92</td>
<td>35.47</td>
</tr>
<tr>
<td>50</td>
<td>16.9</td>
<td>10.26</td>
<td>3.76</td>
<td>41.51</td>
</tr>
<tr>
<td>75</td>
<td>13.8</td>
<td>12.51</td>
<td>4.58</td>
<td>48.53</td>
</tr>
<tr>
<td>100</td>
<td>13.0</td>
<td>14.37</td>
<td>4.89</td>
<td>55.41</td>
</tr>
</tbody>
</table>

The measurement of the $TDD$ was carried out by measuring the total harmonic distortion of the output current ($THD_i$) at certain loading conditions using the harmonic analysis functionality provided by a Tektronix oscilloscope (Model Number: TPS2024B). According to IEEE-519 $TDD$ is defined as “the total root-sum-square harmonic current distortion, in percent of the maximum demand load...
The calculated TDD is obtained from \( THD_i \), the \( \text{rms} \) value of load current \( (i_{\text{rms}}) \) and the \( \text{rms} \) value of the rated current \( (i_{\text{rated}}) \) as in Equation (59)

\[
TDD = \frac{THD_i \cdot i_{\text{rms}}}{i_{\text{rated}}}. \tag{59}
\]

The measurement of the switching losses is initiated by measuring the steady-state case temperature at each operating condition by which the total power losses can be estimated. To extract the switching losses component, the experiment is performed again with fixed switching frequency while keeping other operating conditions unchanged, and, as a result, the conduction losses are unchanged as well. Since the switching losses are almost linearly related to the switching frequency, the switching losses can be deduced.

The following steps describe the experimental procedure in which switching losses are extracted:

1. Measure the case (base plate) temperature by the solid state temperature sensors (negative temperature coefficient (NTC) thermistor) \( R_{\text{NTC}} \). The temperature characteristic of this thermistor is shown in Figure 13 and Equation (60):

\[
T_c = \frac{-26.48 R_{\text{NTC}}^2 + 346.9 R_{\text{NTC}} + 211.4}{R_{\text{NTC}}^2 + 5.345 R_{\text{NTC}} + 0.9036}. \tag{60}
\]

2. From the measured case temperature and based on re-arranging of Equations (24)–(28), the total power losses is determined by Equation (61)

\[
P_T = \frac{T_c - T_0}{R_{SA} + R_{CS}}. \tag{61}
\]

3. Under the same loading conditions, the switching frequency is varied, case temperature is measured, and losses are calculated.

4. Based on the calculated power losses, the following set of Equations (62)–(65) can be computed:

\[
P_T(f_{\text{sw}1}) = P_{\text{CQ}} + P_{\text{CD}} + \frac{E_{\text{on}} + E_{\text{off}} + E_{\text{rec}}}{\pi} f_{\text{sw}1}, \tag{62}
\]

\[
P_T(f_{\text{sw}2}) = P_{\text{CQ}} + P_{\text{CD}} + \frac{E_{\text{on}} + E_{\text{off}} + E_{\text{rec}}}{\pi} f_{\text{sw}2}, \tag{63}
\]

\[
P_T(f_{\text{sw}2}) - P_T(f_{\text{sw}1}) = \frac{E_{\text{on}} + E_{\text{off}} + E_{\text{rec}}}{\pi} (f_{\text{sw}2} - f_{\text{sw}1}), \tag{64}
\]

\[
P_T = \frac{P_T(f_{\text{sw}2}) - P_T(f_{\text{sw}1})}{f_{\text{sw}2} - f_{\text{sw}1}} f_{\text{sw}1}, \tag{65}
\]

where \( f_{\text{sw}1} \) is the switching frequency of interest and \( f_{\text{sw}2} \) is the second switching frequency.

Validating how effective the proposed algorithm requires the experimental system to be tested with a fixed \( f_{\text{sw}} \) while constantly keeping the TDD at 2.5%. \( f_{\text{sw}} \) is selected as 25 kHz, which is approximately the middle point relative to the variable frequency range, with the system being tested under the same load conditions. Table 3 summarizes the performance of the inverter. Comparing the results from Tables 3 and 4, there is a reduction of the switching power losses at full load by about 51.6% using the proposed VSF algorithm, while the TDD is below the 5% limit. The decrease in the switching losses with the use of the proposed VSF algorithm is justified by the fact that the weight of 0.6 automatically leads the algorithm to favor the reduction of the switching power losses. Figure 14 gives the measured efficiency curves, which is for the whole inverter system alongside the fixed and VSF algorithms. It is obvious that the inverter efficiency is enhanced for a large array of load conditions.
Table 4 indicates a comparison between the calculated and experimental results. It can be shown that the power losses and TDD models are highly accurate.

![Figure 13. Infineon temperature characteristic of the NTC thermistor [30].](image)

Table 3. Inverter performance $f_{sw} = 25$ KHz.

<table>
<thead>
<tr>
<th>% of Rated Power</th>
<th>$P_{sw,\text{total}}$ (W)</th>
<th>$T_c$ (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>3.10</td>
<td>25.73</td>
</tr>
<tr>
<td>20</td>
<td>6.14</td>
<td>31.49</td>
</tr>
<tr>
<td>30</td>
<td>9.18</td>
<td>37.28</td>
</tr>
<tr>
<td>50</td>
<td>15.17</td>
<td>48.97</td>
</tr>
<tr>
<td>75</td>
<td>22.53</td>
<td>63.76</td>
</tr>
<tr>
<td>100</td>
<td>29.73</td>
<td>78.76</td>
</tr>
</tbody>
</table>

Table 4. Comparison between the experimental and calculated results.

<table>
<thead>
<tr>
<th>% of Rated Power</th>
<th>$f_{sw}$ (kHz)</th>
<th>$P_{sw,\text{total}}$ (W)</th>
<th>TDD %</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>37.5</td>
<td>4.63</td>
<td>5.31</td>
</tr>
<tr>
<td>20</td>
<td>26.6</td>
<td>6.53</td>
<td>6.97</td>
</tr>
<tr>
<td>30</td>
<td>21.7</td>
<td>7.98</td>
<td>8.33</td>
</tr>
<tr>
<td>50</td>
<td>16.9</td>
<td>10.26</td>
<td>11.42</td>
</tr>
</tbody>
</table>

To further highlight the significance of the proposed algorithm, the California Energy Commission (CEC) efficiency of the inverter is measured under the fixed and VSF algorithms, the CEC efficiency is 97.3% using the proposed VSF algorithm, and 96.39% with the fixed $f_{sw}$. Therefore, it can be deduced from comparing the efficiencies of both algorithms that $f_{sw}$ can be increased without degrading the efficiency of the inverter.

An interesting property related to the proposed VSF algorithm is the fact that the junction temperature variation under different load conditions tends to be lower than that one under fixed $f_{sw}$. As can be shown in Figure 15, the case temperature rate of change with the VSF algorithm is less than that of the fixed $f_{sw}$. This property holds even if more weight is given to the TDD. In other words, regardless of the selected weighting factor, the temperature profile when using the proposed algorithm will always have a slope that is under the one when using the fixed switching frequency. The importance of this property comes from the fact that the lifetime of the inverter is inversely proportional to the junction temperature difference [37–39].
The inverter’s lifetime can be increased because of the limited case temperature rate of change as well. The implementation of the proposed algorithm,\( f_{\text{sw}} \), was expressed based on the operating conditions, and an optimization issue was created using the multi-objective optimization theory. It was shown that the algorithm increases over all the inverter’s efficiency from 96.39% to 97.3% at full load without degrading the output power quality. The inverter’s lifetime can be increased because of the limited case temperature rate of change as well. The implementation of the developed algorithm is straightforward and the optimization can be performed online without complex computations, by which the intensive offline calculations and lookup tables are totally avoided.

8. Conclusions

This study achieves the development of an online adaptive switching algorithm. In this algorithm,\( f_{\text{sw}} \) tends to be varied online according to the loading conditions and the ambient temperature. Depending on the models developed in Sections 2 and 3,\( f_{\text{sw}} \) was expressed based on the operating conditions, and an optimization issue was created using the multi-objective optimization theory. It was shown that the algorithm increases over all the inverter’s efficiency from 96.39% to 97.3% at full load without degrading the output power quality. The inverter’s lifetime can be increased because of the limited case temperature rate of change as well. The implementation of the developed algorithm is straightforward and the optimization can be performed online without complex computations, by which the intensive offline calculations and lookup tables are totally avoided.
Acknowledgments: Besides the open access fees, this research was supported by the deanship of research at Jordan University of Science and Technology (Grant number: 20150010).

Author Contributions: S.A. and H.J.A. designed the research idea and the experimental setup. I.A.S. and A.K. updated the literature review and improved the quality of presentation. I.A.S. and A.K. reviewed the estimation of power loses equations in IGBT power module. I.A.S. and H.J.A. analyzed the results. A.K. and S.A. did the graphical work. All authors participated in providing answers to all comments from reviewers. All authors read and approved the final manuscript.

Conflicts of Interest: The authors declare no conflict of interest.

References


© 2017 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).