

*Article*

# **Interleaved High Step-Up DC-DC Converter Based on Voltage Multiplier Cell and Voltage-Stacking Techniques for Renewable Energy Applications †**

**Shin-Ju Chen 1,\* [ID](https://orcid.org/0000-0002-1885-0519) , Sung-Pei Yang <sup>2</sup> [ID](https://orcid.org/0000-0002-8856-872X) , Chao-Ming Huang <sup>1</sup> , Huann-Ming Chou <sup>2</sup> and Meng-Jie Shen <sup>1</sup>**

- <sup>1</sup> Department of Electrical Engineering, Kun Shan University, Tainan 710, Taiwan; h7440@ms21.hinet.net (C.-M.H.); mengjay@mail.pmai.tn.edu.tw (M.-J.S.)
- <sup>2</sup> Green Energy Technology Research Center, Kun Shan University, Tainan 710, Taiwan; spyang@mail.ksu.edu.tw (S.-P.Y.); hmchou@mail.ksu.edu.tw (H.-M.C.)
- **\*** Correspondence: sjchen@mail.ksu.edu.tw; Tel.: +886-6-205-0323; Fax: +886-6-205-0298
- † This paper is extended version of paper published in Shin-Ju Chen, Sung-Pei Yang, Chao-Ming Huang, Huann-Ming Chou, Meng-Jie Shen. Interleaved high step-up DC-DC converter based on voltage multiplier cell and voltage-stacking techniques for renewable energy applications. In proceedings of 2018 IEEE International Conference on Applied System Innovation (IEEE ICASI 2018), Chiba, Tokyo, Japan, 13–17 April 2018.

Received: 30 May 2018; Accepted: 20 June 2018; Published: 22 June 2018



**Abstract:** A novel interleaved high step-up DC-DC converter based on voltage multiplier cell and voltage-stacking techniques is proposed for the power conversion in renewable energy power systems. The circuit configuration incorporates an input-parallel output-series boost converter with coupled inductors, clamp circuits and a voltage multiplier cell stacking on the output side to extend the voltage gain. The converter achieves high voltage conversion ratio without working at extreme large duty ratio. The voltage stresses on the power switches are significantly lower than the output voltage. As a result, the low-voltage-rated metal-oxide-semiconductor field-effect transistors (MOSFETs) can be employed to reduce the conduction losses and higher conversion efficiency can be expected. The interleaved operation reduces the input current ripple. The leakage inductances of the coupled inductors act on mitigating the diode reverse recovery problem. The operating principle, steady-state analysis and design guidelines of the proposed converter are presented in detail. Finally, a 1-kW prototype with 28-V input and 380-V output voltages was implemented and tested. The experimental results are presented to validate the performance of the proposed converter.

**Keywords:** high step-up DC-DC converter; interleaved operation; coupled inductor; voltage multiplier cell

# **1. Introduction**

Nowadays, demand for clean or renewable energy sources has dramatically increased with population growth and the depletion of fossil fuel. Much effort has been made to explore renewable energy sources, such as photovoltaic (PV), fuel cell and wind energy systems [\[1](#page-15-0)[–3\]](#page-15-1). The renewable energy grid-connected system with PV and fuel cells calls for high voltage-gain and high-efficiency dc-dc converters because the low voltage generated by the PV and fuel cells needs to be raised to a high voltage for the input of grid-connected inverter as shown in Figure [1.](#page-1-0) If the energy needs to be converted to a single-phase 220 V ac voltage utility grid, a 380–400 V dc bus voltage is required for the inverter. However, the outputs of PV and fuel cells are generally lower than 40 V [\[4\]](#page-15-2) due to safety and



<span id="page-1-0"></span>reliability considerations in home applications. Thus, a front-end DC-DC converter with about ten times voltage gain is necessary to satisfy the requirement.



**Figure 1.** Diagram of a renewable energy power system. **Figure 1.** Diagram of a renewable energy power system.

In order to achieve high voltage gain, a conventional boost converter or an interleaved boost In order to achieve high voltage gain, a conventional boost converter or an interleaved boost converter can be employed with operating an extreme large duty ratio. However, it causes several problems of high switching losses, severe output-diode reverse-recovery losses, and electromagnetic interference (EMI) [\[5\]](#page-15-3). Furthermore, for a high output-voltage converter, therefore, the high-voltage-rated<br>Learner MOSFETs and diode with large conduction resistance are necessary due to the voltage stresses on the power devices are equal to the output voltage. It will result in large conduction and switching losses. In<br>Providence of the parameters effectively and switching losses. In practice, the voltage gain of boost converters is limited due to the parasitic parameters effect [\[5\]](#page-15-3). These problems are the main limitations of disadvantages for the boost converters.<br>
The convention of the main limitations of disadvantages for the boost converters.

In the literature, a lot of converter topologies have been proposed to obtain high step-up voltage literature, a lot of converter topologies have been proposed to obtain high step-up voltage gain [\[6–](#page-15-4)[22\]](#page-16-0). For coupled inductor-based converters [6–[10\]](#page-15-5), the high voltage gain can be achieved by  $\frac{1}{2}$ adjusting the turns ratio of the coupled inductor and duty ratio. However, the power loss and high<br>. The switched-capacitor converters [11,12] can also obtain high voltage conversion ratio. However, voltage stress on the power switches occur owing to the leakage inductance of the coupled inductor. The switched-capacitor converters  $[11,12]$  $[11,12]$  can also obtain high voltage conversion ratio. However, many switches are required for these converters, and thus it leads to complexity of design for the driving circuit. The high step-up converters without a coupled inductor or transformer are proposed in [\[13](#page-15-8)[,14\]](#page-15-9). Several kinds of interleaved high step-up converters with voltage multiplier cells have been proposed in [\[15](#page-15-10)[–19\]](#page-16-1). The interleaved converters with three-winding coupled inductors are proposed to achieve high voltage conversion ratio and low input current ripple [\[20–](#page-16-2)[22\]](#page-16-0). However, they are a little complex and difficult to design, which results in the circuit complexity and cost problems.

A novel interleaved high step-up converter based on voltage multiplier cell and voltage-stacking techniques is proposed herein for high voltage gain and high-power applications, as shown in Figure [2a](#page-2-0).<br>— The topology utilizes the two-phase interleaved boost converter with parallel-input series-output connection and introduces dual clamp circuits and a voltage multiplier cell stacking on the output side to obtain the higher voltage conversion ratio. The converter has the following features:

- (1) The converter has high step-up voltage gain without operating at extreme large duty ratio.
- (2) The voltage stress on the power switches is significantly lower than the output voltage. The low-voltage-rated MOSFETs with low on-resistances can thereby be adopted to reduce the conduction losses.
- (3) The diode reverse-recovery problem can be alleviated by the leakage inductances of the coupled inductors for most of the diodes.
- (4) Dual passive clamp circuits help to recycle the leakage energy of the coupled inductors and clamp the voltage stress of the power switches to a lower level.
- (5) The input current ripple, reduces is minimized due to the current ripple cancellation in the interleaved operation. Additionally, increases power level can be increased due to the current-sharing performance in high current applications.

This paper is organized as follows. The proposed converter and its operating principle are illustrated in Section [2.](#page-2-1) The steady-state analysis, design guidelines and performance comparison of the proposed converter are presented in Section [3.](#page-5-0) The experimental results on a 1000 W prototype circuit are provided to validate the performance of the proposed converter in Section [4.](#page-10-0) Finally, some conclusions are made in the last section.

# <span id="page-2-1"></span>2. Proposed Converter and Operating Principle

The proposed converter circuit is shown in Figure [2a](#page-2-0), where  $S_1$  and  $S_2$  are the power switches,  $D_{C1}$  and  $D_{C2}$  are the clamp diodes,  $C_{C1}$  and  $C_{C2}$  are the clamp capacitors,  $D_1$  and  $D_2$  are the output diodes,  $C_1$  and  $C_2$  are the output capacitors,  $D_3$  and  $D_4$  are the switched diodes,  $C_3$  and  $C_4$  are the switched capacitors, and  $R_o$  is the load. There are two coupled inductors in the proposed converter. The coupling references are marked by "·" and "\*". The circuit model of each coupled inductor includes an ideal transformer with the original turns ratio, which is in parallel with a magnetizing inductance and **Leap in Anda** then in series with a leakage inductance. The equivalent circuit of the proposed converter is shown in<br>Eigens 2k are the industry and *L<sub>k</sub>* 2 are the magnetizing inductance, *L<sub>k</sub>* 2 and *L<sub>k</sub>* 2 are the industry as *N<sub>b</sub>* Figure [2b](#page-2-0), where  $L_{m1}$  and  $L_{m2}$  are the magnetizing inductance,  $L_{k1}$  and  $L_{k2}$  are the inductance,  $N_p$  and  $N_s$  are the primary and secondary windings of the coupled inductors, respectively, and the turns ratio of the coupled inductor is defined as  $n = N_{s1}/N_{p1} = N_{s2}/N_{p2}$ . The dual passive clamp circuits are used to recycle the leakage energy and suppress the turn off voltage spikes on the power switches. The voltage multiplier cell is realized by the secondary windings of the coupled inductors with series connection, the switched diodes and the switched capacitors to increase the voltage gain.

<span id="page-2-0"></span>

Figure 2. Proposed converter and its equivalent circuit. (a) Proposed converter; (b) Equivalent circuit.

In the operational analysis, the proposed converter operates in continuous conduction mode (CCM), and the gate signals of the power switches are interleaved with the same duty ratio greater than 0.5 and a  $180^\circ$  phase shift. The key waveforms are shown in Figure [3.](#page-3-0) There are six operating modes in one switching period. The equivalent circuits for each mode are shown in Figure [4.](#page-4-0)

in the turn-on state. The leakage current  $i_{Lk1}$  rises quickly and its increasing rate is limited by  $L_{k1}$ . The magnetizing inductance *Lm*<sup>1</sup> still transfers energy to the secondary side of the coupled inductors The magnetizing inductance *Lm*<sup>1</sup> still transfers energy to the secondary side of the coupled inductors charging the switched capacitor  $C_3$ . The diodes  $D_1$ ,  $D_2$ ,  $D_4$ ,  $D_{C1}$  and  $D_{C2}$  are reverse-biased, and only the switched diode  $D_3$  is conducting as shown in Fig[ure](#page-4-0) 4a. The current falling rate through the switched diode  $D_3$  is controlled by the leakage inductances  $L_{k1}$  and  $L_{k2}$ , which alleviates the diode reverse recovery problem. This mode ends when the current through the diode *D*<sub>3</sub> decreases to zero at the instant  $t_1$ , and the diode  $D_3$  is turned off automatically. At the same time, the current through  $L_{k1}$ **Mode 1**  $[t_0, t_1]$ : At  $t = t_0$ , the power switch  $S_1$  is turned on, and the power switch  $S_2$  remains becomes equal to that of the magnetizing inductance *Lm*1.

Mode 2  $[t_1, t_2]$ : During the time interval, both the switches  $S_1$  and  $S_2$  conduct, and all diodes are reverse-biased as depicted in Figure [4b](#page-4-0). The magnetizing inductances  $L_{m1}$  and  $L_{m2}$  as well as the leakage inductances  $L_{k1}$  and  $L_{k2}$  are linearly charged by the input voltage  $V_{in}$ . This mode ends at the  $\frac{d}{dz}$  is turned off.

**Mode 3**  $[t_2, t_3]$ : At  $t = t_2$ , the switch  $S_2$  is turned off, which makes the diodes  $D_{C2}$  and  $D_2$  turn on **Mode 3**  $[t_2, t_3]$ : At  $t = t_2$ , the switch  $S_2$  is turned off, which makes the diodes  $D_{C2}$  and  $D_2$  turn on due to the continuity of the leakage current  $i_{Lk2}$ . The switch  $S_1$  remains in the turn-on state, as sh Figure [4c](#page-4-0). The energy kept by the magnetizing inductance  $L_{m2}$  is transferred not only to the secondary  $\overline{C}$ side of the coupled inductors but also to the output capacitor  $C_2$  and the clamp capacitor  $C_{C2}$ . The current through *Lk*<sup>2</sup> decreases and flows through two paths. One path is through *CC*<sup>1</sup> , *D*2, *C*<sup>2</sup> and  $S_2$ , so that the clamp capacitor  $C_{C1}$  is discharged and the output capacitor  $C_2$  is charged. The other path is through  $C_{C2}$  and  $D_{C2}$ , so that the clamp capacitor  $C_{C2}$  is charged. This mode ends when  $S_2$  is turned on.

<span id="page-3-0"></span>

**Figure 3.** Key waveforms of the proposed converter.



<span id="page-4-0"></span>

**Figure 4.** Operating modes of the proposed converter. (**a**) Mode 1; (**b**) Mode 2; (**c**) Mode 3; (**d**) Mode 4; (**e**) Mode 5; (**f**) Mode 6. **Figure 4.** Operating modes of the proposed converter. (**a**) Mode 1; (**b**) Mode 2; (**c**) Mode 3; (**d**) Mode 4; (**e**) Mode 5; (**f**) Mode 6.

**Mode 4** [ $t_3$ ,  $t_4$ ]: At  $t = t_3$ , the power switch  $S_2$  is turned on, and the power switch  $S_1$  remains in the turn-on state. The diodes  $D_1$ ,  $D_2$ ,  $D_3$ ,  $D_{C1}$  and  $D_{C2}$  are reverse-biased, and only the switched diode  $D_4$  is conducting as shown in Figure [4d](#page-4-0). The current through the leakage inductance  $L_{k2}$  rises quickly, and the current through the leakage inductance *Lk*<sup>1</sup> falls quickly. The stored energy in the magnetizing inductance *Lm*<sup>2</sup> still transfers to the secondary side of the coupled inductors charging the switched capacitor *C*4. As the current through the leakage inductance *Lk*<sup>2</sup> increases, the secondary side current of the coupled inductors decreases. The of the current through the switched diode *D*<sup>4</sup> decreases and its falling rate controlled by the leakage inductances *Lk*<sup>1</sup> and *Lk*<sup>2</sup> , which alleviates the diode reverse recovery problem. This mode ends when the diode current  $i_{D4}$  decreases to zero at  $t = t_4$ , and  $D_4$ is turned off automatically. At the same time, the current through  $L_{k2}$  becomes equal to that of the magnetizing inductance *Lm*2.

**Mode 5** [*t*4, *t*5]: The operating state of modes 5 and 2 are similar. During this interval, all diodes are turned off, as shown in Figure [4e](#page-4-0). The magnetizing inductances *Lm*<sup>1</sup> and *Lm*<sup>2</sup> as well as the leakage inductances *Lk*<sup>1</sup> and *Lk*<sup>2</sup> are charged linearly by the input voltage *Vin*. This mode is terminated as the switch  $S_1$  is turned off.

**Mode 6** [ $t$ <sub>5</sub>,  $t$ <sub>6</sub>]: The switch  $S$ <sub>1</sub> is turned off at  $t = t$ <sub>5</sub>, which turns on the diodes  $D_{C1}$  and  $D_1$ . The switch *S*<sup>2</sup> remains in turn-on state. The current-flow path of this mode is shown in Figure [4f](#page-4-0). The energy stored in the magnetizing inductance *Lm*<sup>2</sup> begins to transfer to the secondary side of the coupled inductors charging the switched capacitor *C*<sup>3</sup> via the switched diode *D*3. The current through the diode *D*<sup>3</sup> is controlled by the leakage inductances *Lk*<sup>1</sup> and *Lk*<sup>2</sup> . The leakage current *iLk*<sup>1</sup> decreases and flows to the clamp capacitor  $C_{C1}$  via  $D_{C1}$  and  $S_2$ , meanwhile it flows to the output capacitor  $C_1$ and the clamp capacitor  $C_{C2}$  via  $D_1$  and  $S_2$ . The time  $t_6$  is the ending of a switching period  $T_s$  when the power switch  $S_1$  is turned on again.

#### <span id="page-5-0"></span>**3. Steady-State Analysis and Design Guidelines**

In order to simplify the performance analysis of the proposed converter, the following assumptions are made.

- (1) Voltages on the capacitors are regarded as constant over one switching period due to their sufficiently large capacitances.
- (2) All of the power devices are ideal. The on-resistance *Rds*(ON) and parasitic capacitances of the power switches are ignored, and the forward voltage drops of the diodes are neglected.
- (3) The leakage inductances of the couple inductors are much smaller than the magnetizing inductances, and, therefore, they are neglected.
- (4) The switching period is  $T_s$ . The power switches operate with the same duty ratio *D* and 180 $\degree$  out of phase.

#### *3.1. Voltage Gain*

Since the time intervals of modes 1 and 4 are very short, only modes 2, 3, 5 and 6 were considered for the steady-state analysis. Based on the operating principle discussed in the aforementioned section, the charging voltage of the magnetizing inductance *L<sup>m</sup>* is the input voltage *Vin* during the switch is in the turn-on state for time *DT<sup>s</sup>* , and the discharging voltage is the clamp voltage *VCC*<sup>1</sup> or *VCC*<sup>2</sup> minus the input voltage  $V_{in}$  during the switch is in the turn-off state for time  $(1 - D)T_s$ . By applying the voltage-second balance to the magnetizing inductance, the voltages on the clamp capacitors *CC*<sup>1</sup> and *CC*<sup>2</sup> can be calculated analogously to the output voltage of the conventional boost converter, which can be derived from

$$
V_{CC1} = V_{CC2} = \frac{1}{1 - D} V_{in}.
$$
\n(1)

At modes 3 and 6, the voltages on the output capacitors  $C_2$  and  $C_1$  can be derived from Figure [4c](#page-4-0),f, respectively. They can be expressed as

$$
V_{C2} = V_{CC1} + V_{CC2} = \frac{2}{1 - D} V_{in}
$$
 (2)

$$
V_{C1} = V_{CC1} + V_{CC2} = \frac{2}{1 - D} V_{in}.
$$
\n(3)

Moreover, the voltage on the switched capacitors  $C_4$  and  $C_3$  can also be derived from Figure [4c](#page-4-0),f, respectively. The results are given by

$$
V_{C4} = nV_{in} - n(V_{in} - V_{CC2}) = \frac{n}{1 - D}V_{in},
$$
\n(4)

$$
V_{C3} = nV_{in} - n(V_{in} - V_{CC1}) = \frac{n}{1 - D}V_{in}.
$$
\n(5)

From Figure  $4$ b,e, it can be found that the output voltage is the sum of  $V_{C1}$ ,  $V_{C2}$ ,  $V_{C3}$  and  $V_{C4}$ . From Figure 4b,e, it can be found that the output voltage is the sum of *VC*1, *VC2*, *VC*3 and *VC*<sub>4</sub>. With the results of Equations (2)–(5), the output voltage can be derived from  $\mathbf{1}$ , the results of Equations (2)–(5), the output voltage can be derived from be derived from be derived from  $\mathbf{1}$ 

$$
V_o = V_{C1} + V_{C2} + V_{C3} + V_{C4} = \frac{2n+4}{1-D} V_{in}.
$$
\n(6)

Therefore, the voltage gain of the proposed converter is given by Therefore, the voltage gain of the proposed converter is given by

$$
\frac{V_o}{V_{in}} = \frac{2n+4}{1-D}.\tag{7}
$$

<span id="page-6-0"></span>Equation (7) confirms that the proposed converter has a high step-up voltage gain without Equation (7) confirms that the proposed converter has a high step-up voltage gain without adopting an extremely large duty ratio. The curve of the voltage gain related to the turns ratio of the adopting an extremely large duty ratio. The curve of the voltage gain related to the turns ratio of the coupled inductor *n* and duty ratio *D* is shown in Figure 5. As the turns ratio of the coupled inductors coupled inductor *n* and duty ratio *D* is shown in [Fi](#page-6-0)gure 5. As the turns ratio of the coupled increases, the voltage gain is extended significantly. When the duty ratio is only 0.6, the voltage gain reaches 15 with the turns ratio  $n = 1$ .



**Figure 5.** Voltage gain of the proposed converter verse duty ratio for several turns ratio *n*. **Figure 5.** Voltage gain of the proposed converter verse duty ratio for several turns ratio *n*.

#### *3.2. Voltage Stresses on Semiconductor Devices*

The voltage ripples on the capacitors are neglected to simplify the voltage stress analysis of the power switches and diodes. From Figure [4c](#page-4-0),  $f$ , the power switch  $S_1$  or  $S_2$  is turned off and the drain-source voltages of *S*<sup>1</sup> and *S*<sup>2</sup> is equal to the voltages on the clamp capacitors *CC*<sup>1</sup> and *CC*<sup>2</sup> , respectively. Thus, the voltage stresses on the power switches *S*<sup>1</sup> and *S*<sup>2</sup> can be derived from

$$
V_{S1-stress} = V_{S2-stress} = \frac{1}{1-D} V_{in} = \frac{1}{2n+4} V_o.
$$
\n(8)

It can be seen that the switch voltage stress is greatly lower than the output voltage and it decreases greatly as the turns ratio of the coupled inductor increases. As a result, the low-voltage-rated MOSFETs with low on-resistance can be employed and the conversion efficiency can be improved.

From the operating modes of the proposed converter, the voltage stresses of the output diodes *D*<sup>1</sup> and *D*<sup>2</sup> are equal to the voltages *VC*<sup>1</sup> and *VC*<sup>2</sup> , respectively. The voltage stresses of the switched diodes  $D_3$  and  $D_4$  are the voltage  $V_{C3}$  plus the voltage  $V_{C4}$ . The voltage stresses of the output and switched diodes can be expressed as

$$
V_{D1-stress} = V_{D2-stress} = \frac{2}{1-D} V_{in} = \frac{1}{n+2} V_o,
$$
\n(9)

$$
V_{D3-stress} = V_{D4-stress} = \frac{2n}{1-D} V_{in} = \frac{n}{n+2} V_o.
$$
 (10)

At mode 3, the voltage stress of the clamp diode  $D_{C1}$  can be obtained as the sum of the voltages *VCC*<sup>1</sup> and *VCC*<sup>2</sup> . On the other hand, the voltage stress of the clamp diode *DC*<sup>2</sup> is equal to the voltage *VCC*<sup>2</sup> from Figure [4f](#page-4-0). Therefore, the voltage stresses of the clamp diodes can be given by

$$
V_{DC1-stress} = \frac{2}{1-D} V_{in} = \frac{1}{n+2} V_o,
$$
\n(11)

$$
V_{DC2-stress} = \frac{1}{1-D} V_{in} = \frac{1}{2n+4} V_o.
$$
\n(12)

Equations (8)–(12) show that the proposed converter has the property of low voltage stresses on the semiconductor devices. The relationship between the normalized semiconductor-device voltage stresses and the turns ratio is depicted in Figure [6.](#page-8-0) It can be seen that the voltage stresses on  $S_1$ ,  $S_2$ ,  $D_1$ ,  $D_2$ ,  $D_{C1}$  and  $D_{C2}$  decreases as the turns ratio *n* increases. The voltage stress on  $D_3$ and *D*<sup>4</sup> increases as the turns ratio *n* increases, but it is always lower than the output voltage. Therefore, the low-voltage-rated MOSFETs with low on-resistance  $R_{d s( {\rm ON})}$  and Schottky diode without reverse-recovery time can be used to improve the efficiency.

<span id="page-8-0"></span>

**Figure 6.** Normalized semiconductor-device voltage stresses versus turns ratio *n*. **Figure 6.** Normalized semiconductor-device voltage stresses versus turns ratio *n*.

#### *3.3. Design Guidelines*

# 3.3.1. Turns Ratio Design

The voltage gain expression is given in Equations (7). A proper turns ratio *n* can be obtained once the voltage gain is assigned and the duty ratio *D* is designed, which is given by

$$
n = \frac{(1 - D)V_o}{2V_{in}} - 2.
$$
\n(13)

# 3.3.2. Power Switches and Diodes Selection

According to Equations (8)–(12), the voltage stresses of the semiconductor devices are obtained, which can be employed to select the power devices. In practice, voltage spikes may occur during the switching transition process due to the effect of the leakage inductance and parasitic capacitor. Therefore, a reasonable margin of safety is necessary for the voltage rating of the selected power devices.

## 3.3.3. Coupled Inductor Design

A good criterion for designing the magnetizing inductance is to maintain the continuousconduction mode (CCM) and set an acceptable current ripple in the magnetizing inductance of the coupled inductor. Assume that the coupled inductors have the same magnetizing inductance, that is  $L_{m1} = L_{m2} = L_m$ . The magnetizing inductance current ripple can be expressed as

$$
\Delta i_{Lm} = \frac{V_{in}}{L_m} DT_s. \tag{14}
$$

The average magnetizing current is given by

$$
I_{Lm} = \frac{V_o^2}{2V_{in}R_o}.
$$
\n(15)

For the CCM operation of the proposed converter, the following condition holds

$$
I_{Lm} - \frac{1}{2} \Delta i_{Lm} > 0.
$$
 (16)

Substituting Equations (14) and (15) into Equation (16), the magnetizing inductance can be determined for the CCM operation, which is given by

$$
L_m > \frac{D(1-D)^2 R_o}{4(n+2)^2 f_s},\tag{17}
$$

where  $f_s$  is the switching frequency and  $R_o$  is the load.

# 3.3.4. Capacitor Design

In the preceding analysis, the capacitors are assumed to be very large to keep their voltages constant. In practice, the voltages cannot be kept constant with a finite capacitance. An acceptable voltage ripple is the main consideration in designing the capacitors. The relationship of the voltage ripple and the capacitance is given by

$$
\Delta V_{\rm C} = \Delta Q / C,\tag{18}
$$

where ∆*Q* is the change in charge or discharge, and ∆*V<sup>C</sup>* is the voltage ripple on the capacitor *C*.

The output capacitor  $C_1$  is discharged by the load current  $I_0$  during modes 2, 3 and 5. The total time is equal to *DT<sup>s</sup>* . Therefore, the voltage ripple can be obtained as

$$
\Delta V_{C1} = \frac{I_o D T_s}{C_1} = \frac{D V_o}{C_1 R_o f_s}.
$$
\n(19)

Substituting Equation (3) into Equation (19), it can be expressed by the following equation.

$$
\Delta V_{C1} = \frac{(n+2)DV_{C_1}}{C_1R_0f_s}.\tag{20}
$$

It is useful to rearrange the equation to express required capacitance in terms of specified voltage ripple for the output capacitor  $C_1$ , which is given by

$$
C_1 = \frac{(n+2)D}{(\Delta V_{C1}/V_{C1})R_o f_s}.
$$
\n(21)

Similarly, the output capacitor *C*2, switched capacitors *C*<sup>3</sup> and *C*4, and clamp capacitors can be derived to express required capacitance in terms of specified voltage ripple, which are given by

$$
C_2 = \frac{(n+2)D}{(\Delta V_{C2}/V_{C2})R_0f_s'},
$$
\n(22)

$$
C_3 = \frac{(2n+4)D}{(\Delta V_{C3}/V_{C3})nR_0f_s'},
$$
\n(23)

$$
C_4 = \frac{(2n+4)D}{(\Delta V_{C4}/V_{C4})nR_0f_s'},
$$
\n(24)

$$
C_{C1} = \frac{2n + 4}{(\Delta V_{CC1}/V_{CC1})R_o f_s'}
$$
\n(25)

$$
C_{C2} = \frac{2n + 4}{(\Delta V_{CC2}/V_{CC2})R_{o}f_{s}},
$$
\n(26)

where ∆*VC*<sup>2</sup> , ∆*VC*<sup>3</sup> , ∆*VC*<sup>4</sup> , ∆*VCC*<sup>1</sup> and ∆*VCC*<sup>2</sup> are the tolerant voltage ripples on the capacitors *C*2, *C*3, *C*4, *CC*<sup>1</sup> and *CC*<sup>2</sup> , respectively.

The performance comparison between the converters published in [\[20–](#page-16-2)[22\]](#page-16-0) and the proposed converter is shown in Table [1.](#page-10-1) The relationship between the voltage gain and the duty ratio in these converters with the turns ratio  $n = 1.5$  is shown in Figure [7.](#page-10-2) It can be seen that the voltage gain of the proposed converter is higher than the other converters. In fact, if the turns ratio *n* of the coupled inductor is designed by less than 3, then the voltage gain of the proposed converter is the highest. Moreover, the voltage stress on the switches and the highest voltage stress on diodes of the proposed converter are the lowest among the compared converters. The component number of the proposed converter is less than that of the converter published in [\[21\]](#page-16-3). Clearly, the proposed converter is suitable for the high step-up and high voltage applications.  $\overline{C}$  1.

<span id="page-10-1"></span>

| <b>Topology</b>     | Converter<br>Published in [20] | Converter<br>Published in [21] | Converter<br>Published in [22] | Proposed<br>Converter |
|---------------------|--------------------------------|--------------------------------|--------------------------------|-----------------------|
| Voltage gain        | $\frac{2n+2}{1-D}$             | $\frac{3n+1}{1-D}$             | $\frac{2n+2}{1-D}$             | $\frac{2n+4}{1-D}$    |
| Voltage stress on   | $\frac{V_o}{2n+2}$             | $V_o$                          | $\frac{V_o}{2n+2}$             |                       |
| switches            |                                | $\frac{1}{3n+1}$               |                                | $\frac{V_o}{2n+4}$    |
| The highest voltage | $(2n+1)V_o$                    | $2nV_o$                        | $(2n+1)V_o$                    | $2nV_0$               |
| stress on diodes    | $2n+2$                         | $\overline{3n+1}$              | $2n+2$                         | $\overline{2n+4}$     |
| Switches            | $\overline{2}$                 | ∍                              | 2                              | 2                     |
| Diodes              | 6                              | 8                              | 6                              | 6                     |
| Capacitors          | 5                              |                                | 5                              | 6                     |
| Coupled inductors   | ∍                              |                                | າ                              | ∍                     |
|                     |                                |                                |                                |                       |

**Table 1.** Converter performance comparison.

<span id="page-10-2"></span>

**Figure 7.** Voltage gains versus duty ratio with turns ratio *n* = 1.5. **Figure 7.** Voltage gains versus duty ratio with turns ratio *n* = 1.5.

#### <span id="page-10-0"></span>**4. Experimental Verifications 4. Experimental Verifications**

To validate the performance and effectiveness of the proposed converter, a 1000 W laboratory To validate the performance and effectiveness of the proposed converter, a 1000 W laboratory prototype with 28-V input and 380-V output voltages was built and tested with the specifications and prototype parameters shown in Table [2.](#page-11-0) The experimental results shown in the Figures [8](#page-11-1)[–15](#page-14-0) are measured under<br>Collideration in the case of the experimental results shown in the Figures 8–15 are measured under full-load conditions 1000 W.

<span id="page-11-0"></span>

**Table 2.** Components and parameters of the prototype.

Figure [8](#page-11-1) shows t waveforms of the interleaved PWM signals  $v_{gs1}$  and  $v_{gs2}$ , the input voltage  $V_{in}$  = 28 V and the output voltage  $V_0$  = 380 V. The duty ratio is about 0.58. Thus, the high step-up  $\frac{1}{10}$  and the stap at temperature  $\frac{1}{10}$  and the target state is the state of the stap in the right step approximate  $\frac{1}{10}$  and  $\frac{1}{10}$  and  $\frac{1}{10}$  and  $\frac{1}{10}$  and  $\frac{1}{10}$  and  $\frac{1}{10}$  and  $\frac{1$ signals and the drain-source voltages  $v_{ds1}$  and  $v_{ds2}$  are shown in Figure 9. It can be seen that the voltage stresses on the power switches are about 63 V, which is only one-sixth of the output voltage. Thus, one can adopt low-voltage-rated devices to reduce the conduction and switching losses. dopt low-voltage-rated devices to reduce the conduction and switching losses.

<span id="page-11-1"></span>

Figure 8. Measured waveforms of the gating signals and the input and output voltages.

<span id="page-11-2"></span>

re 9. Measured waveforms of the gating signals and the drain-source voltages of power switches. **Figure 9.** Measured waveforms of the gating signals and the drain-source voltages of power switches. **Figure 9.** Measured waveforms of the gating signals and the drain-source voltages of power switches.

Fi[gure](#page-12-0) 10 depicts the waveform of the voltages on the output capacitors and the switched capacitors. Because the turns ratio *n* is equal to one, the voltages  $V_{C3}$  and  $V_{C4}$  are half of  $V_{C1}$  and  $V_{C2}$ . The experimental results are in a good agreement with the theoretical analysis given in Equations (2)–(5). Figure [11](#page-12-1) shows the voltages on the clamp capacitors. It can be seen that the voltage ripple is small, which can clamp the voltage stress of the power switches. Figure [12](#page-12-2) shows the waveforms of the input current and the currents through the leakage inductances. As can be seen, the currents through the leakage inductances are interleaved such that the input current ripple is very small. The average current of *iLk*<sup>1</sup> is quite similar to *iLk*<sup>2</sup> , which is a half of the input current. Thus, the current sharing performance is good due to the symmetrical interleaved structure.

<span id="page-12-0"></span>

<span id="page-12-1"></span>Figure 10. Measured waveforms of the voltages on the switched capacitors and the output capacitors. nacitors and



Figure 11. Measured waveforms of the voltages on the clamp capacitors.

<span id="page-12-2"></span>

Figures 13–15 depict the voltage and current waveforms on the clamp diodes, output diodes and s fact the intersection divergence of the triplet current and the currents arrough the reakage madelances. **Figure 12.** Measured waveforms of the input current and the currents through the leakage inductances. **Figure 12.** Measured waveforms of the input current and the currents through the leakage inductances.

Figures 13–15 depict the voltage and current waveforms on the clamp diodes, output diodes switched diodes, respectively. One can see that the reverse recovery currents are very small because Figure 12. Measured wavelongs of the input cartent and the cartents anong the heading madelantes.<br>Figures 13–15 depict the voltage and current waveforms on the clamp diodes, output diodes<br>hed diodes, respectively. One can Figures 13–15 depict the voltage and current waveforms on the clamp diodes, output diodes and Figures 13–15 depict the voltage and current waveforms on the clamp diodes, output diodes and the current falling rates are controlled by the leakage inductances. As a result, the reverse recovery

the current falling rates are controlled by the leakage inductances. As a result, the reverse recovery losses are alleviated. The voltage stress on the clamp diode *DC*<sup>2</sup> is half of that on clamp diode *DC*<sup>1</sup> , which is consistent with the theoretical analysis in Equations (11) and (12). The voltage stress on output diodes and switched diodes  $D_1$ – $D_4$  are almost identical to the turns ratio *n* of one, which is in agreement well with the theoretical analysis in Equations (9) and (10). The overvoltage and ringing on the diodes  $D_3$  and  $D_4$  are larger than to the other diodes, as shown in Figure [15.](#page-14-0) This is a result of the simplified equivalent circuit with the leakage inductance introduced only on the primary side such that the clamp circuits are ineffective, to limit the overvoltage on  $D_3$  and  $D_4$ . Furthermore, the voltage stresses of all the diodes are much lower than the output voltage.

In order to obtain a regulated and constant output voltage in spite of input voltage variation and output load disturbance, the closed-loop control with type III compensator is implemented [\[23\]](#page-16-4). There are three poles (one at the origin) and two zeros provided by this compensation. The experimental result under the step load change from half load 500 W to full load 1000 W and vice versa is illustrated in Figure [16.](#page-14-1) It can be seen that the transient voltage ripple of the output voltage is small and insensitive to the load change. This means that the compensator design can deliver a dynamic performance. The experimental conversion efficiency of the presented converter is given in Figure [17,](#page-14-2) which is measured by the power analyzer (HIOKI 3390). The full-load efficiency is about 86% and the peak value of efficiency is 94.5% obtained at the output power of 200 W.

<span id="page-13-0"></span>

Figure 13. Measured waveforms of the voltages and currents on the clamp diodes.



**Figure 14.** Measured waveforms of the voltages and currents on the output diodes. **Figure 14.** Measured waveforms of the voltages and currents on the output diodes.

<span id="page-14-0"></span>

**Figure 15.** Measured waveforms of the voltages and currents on the switched diodes. **Figure 15.** Measured waveforms of the voltages and currents on the switched diodes. Figure 15. Measured waverorms or the voltages and currents on the switched diodes. **Figure 15.** Measured waveforms of the Voltages and currents on the switched diodes.

<span id="page-14-1"></span>

**Figure 16.** Output voltage response with step load change. **Figure 16.** Output voltage response with step load change. **Figure 16.** Output voltage response with step load change.

<span id="page-14-2"></span>

**Figure 17.** Experimental conversion efficiency of the implemented converter. **Figure 17.** Experimental conversion efficiency of the implemented converter.

#### A new interleaved high step-up DC-DC converter based on voltage multiplier cell and voltage-**5. Conclusions 5. Conclusions**

stacking technique is proposed. The high step-up voltage conversion can be achieved without A new interfeaved high step-up DC-DC convener based on voltage multiplier cell and voltage-stacking technique is proposed. The high step-up voltage conversion can be achieved without A new interleaved high step-up DC-DC converter based on voltage multiplier cell and voltage-A new interleaved high step-up DC-DC converter based on voltage multiplier cell and

working at extremely large duty ratio. The switch voltage stress is much lower than the output voltage such that the low-voltage-rated power devices with low on-resistance can be adopted to reduce the conduction losses. Dual passive clamp circuits help to recycle the leakage energy of the coupled inductors and clamp the voltage stress of the switches to a lower level. The interleaved operation reduces the input current ripple. The diode reverse-recovery problem is alleviated by the leakage inductances of the coupled inductors for most of the diodes. The operating principle, the steady-state analysis and design guidelines of the proposed converter are presented. Finally, a 1000 W prototype converter was built and tested to validate the converter's performance.

**Author Contributions:** S.-J.C. and S.-P.Y. conceived and designed the converter circuit. M.-J.S. performed the experiments. C.-M.H. and H.-M.C. analyzed the performance. S.-J.C. wrote the manuscript.

**Funding:** The authors gratefully acknowledge financial support from the Ministry of Science and Technology, Taiwan, under the grant number MOST 106-2632-E-168-001.

**Conflicts of Interest:** The authors declare that there is no conflict of interest.

# **References**

- <span id="page-15-0"></span>1. Yang, B.; Li, W.; Zhao, Y.; He, X. Design and analysis of a grid connected PV power system. *IEEE Trans. Power Electron.* **2010**, *25*, 992–1000. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2009.2036432)
- 2. Carrasco, J.M.; Franquelo, L.G.; Bialasiewicz, J.T.; Galvan, E.; Guisado, R.C.P.; Prats, M.A.M.; Leon, J.I.; Moreno-Alfonso, N. Power-electronic systems for the grid integration of renewable energy sources: A survey. *IEEE Trans. Ind. Electron.* **2006**, *53*, 1002–1016. [\[CrossRef\]](http://dx.doi.org/10.1109/TIE.2006.878356)
- <span id="page-15-1"></span>3. Arunkumari, T.; Indragandhi, V. An overview of high voltage conversion ratio dc-dc converter configurations used in DC micro-grid architectures. *Renew. Sustain. Energy Rev.* **2017**, *77*, 670–687. [\[CrossRef\]](http://dx.doi.org/10.1016/j.rser.2017.04.036)
- <span id="page-15-2"></span>4. Ajami, A.; Ardi, H.; Farakhor, A. A novel high step-up DC-DC converter based on integrating coupled inductor and switched-capacitor techniques for renewable energy applications. *IEEE Trans. Power Electron.* **2015**, *30*, 4255–4263. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2360495)
- <span id="page-15-3"></span>5. Tofoli, F.L.; Pereira, D.C.; Paula, W.J.; Junior, D.S.O. Survey on non-isolated high-voltage step-up DC–DC topologies based on the boost converter. *IET Power Electron.* **2015**, *8*, 2044–2057. [\[CrossRef\]](http://dx.doi.org/10.1049/iet-pel.2014.0605)
- <span id="page-15-4"></span>6. Hsieh, Y.P.; Chen, J.F.; Liang, T.J.; Yang, L.S. Novel high step-up dc-dc converter with coupled-inductor and switched-capacitor techniques for a sustainable energy system. *IEEE Trans. Power Electron.* **2011**, *26*, 3481–3490. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2011.2160876)
- 7. Honarjoo, B.; Madani, S.M.; Niroomand, M.; Adib, E. Analysis and Implementation of a New Single Switch, High Voltage Gain DC-DC Converter with a Wide CCM Operation Range and Reduced Components Voltage Stress. *J. Power Electron.* **2018**, *18*, 11–22.
- 8. Hu, X.; Gong, C. A high voltage gain DC-DC converter integrating coupled-inductor and diode-capacitor techniques. *IEEE Trans. Power Electron.* **2014**, *29*, 789–800.
- 9. Liu, H.; Ai, J.; Li, F. A novel high step-up converter with a switched-coupled-inductor-capacitor structure for sustainable energy systems. *J. Power Electron.* **2016**, *16*, 436–446. [\[CrossRef\]](http://dx.doi.org/10.6113/JPE.2016.16.2.436)
- <span id="page-15-5"></span>10. Wong, Y.S.; Chen, J.F.; Liu, K.B.; Hsieh, Y.P. A novel high step-up DC-DC converter with coupled inductor and switched clamp capacitor techniques for photovoltaic systems. *Energies* **2017**, *10*, 378. [\[CrossRef\]](http://dx.doi.org/10.3390/en10030378)
- <span id="page-15-6"></span>11. Wei, C.L.; Shih, M.H. Design of a switched-capacitor DC-DC converter with a wide input voltage range. *IEEE Trans. Circuits Syst.* **2013**, *60*, 1648–1656. [\[CrossRef\]](http://dx.doi.org/10.1109/TCSI.2012.2221212)
- <span id="page-15-7"></span>12. Chung, H.S.; Ioinovici, A.; Cheung, W.L. Generalized structure of bi-directional switched-capacitor dc/dc converters. *IEEE Trans. Circuits Syst. I* **2003**, *50*, 743–753. [\[CrossRef\]](http://dx.doi.org/10.1109/TCSI.2003.812615)
- <span id="page-15-8"></span>13. Yang, L.S.; Liang, T.J.; Chen, J.F. Transformerless DC-DC Converters with high step-up voltage gain. *IEEE Trans. Ind. Electron.* **2009**, *56*, 3144–3152. [\[CrossRef\]](http://dx.doi.org/10.1109/TIE.2009.2022512)
- <span id="page-15-9"></span>14. Pan, C.T.; Chuang, C.F.; Chu, C.C. A Novel transformer-less adaptable voltage quadrupler dc converter with low switch voltage stress. *IEEE Trans. Power Electron.* **2014**, *29*, 4787–4796. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2013.2287020)
- <span id="page-15-10"></span>15. Tseng, K.C.; Chen, C.T.; Cheng, C.A. A high-efficiency high step-up interleaved converter with a voltage multiplier for electric vehicle power management applications. *J. Power Electron.* **2016**, *16*, 414–424. [\[CrossRef\]](http://dx.doi.org/10.6113/JPE.2016.16.2.414)
- 16. Prudente, M.R.; Pfitscher, L.L.; Emmendoerfer, G.; Romaneli, E.F.; Gules, R. Voltage multiplier cells applied to non-isolated converters. *IEEE Trans. Power Electron.* **2008**, *23*, 871–887. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2007.915762)
- 17. Li, W.; Zhao, Y.; Deng, Y.; He, X. Interleaved converter with voltage multiplier cell for high step-up and high efficiency conversion. *IEEE Trans. Power Electron.* **2010**, *25*, 2397–2408. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2010.2048340)
- 18. Tseng, K.C.; Huang, C.C. High step-up high-efficiency interleaved converter with voltage multiplier module for renewable energy system. *IEEE Trans. Ind. Electron.* **2014**, *61*, 1311–1319. [\[CrossRef\]](http://dx.doi.org/10.1109/TIE.2013.2261036)
- <span id="page-16-1"></span>19. Shen, C.L.; Chiu, P.C.; Lee, Y.C. Novel interleaved converter with extra-high voltage gain to process low-voltage renewable-energy generation. *Energies* **2016**, *9*, 871–882. [\[CrossRef\]](http://dx.doi.org/10.3390/en9110871)
- <span id="page-16-2"></span>20. Li, W.; Zhao, Y.; Wu, J.; He, X. Interleaved high step-up converter with winding-cross-coupled inductors and voltage multiplier cells. *IEEE Trans. Power Electron.* **2012**, *27*, 133–143. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2009.2028688)
- <span id="page-16-3"></span>21. Nouri, T.; Hosseini, S.H.; Babaei, E.; Ebrahimi, J. Interleaved high step-up DC-DC converter based on three-winding high-frequency coupled inductor and voltage multiplier cell. *IET Power Electron.* **2015**, *8*, 175–189. [\[CrossRef\]](http://dx.doi.org/10.1049/iet-pel.2014.0165)
- <span id="page-16-0"></span>22. He, L.; Liao, Y. An advanced current-autobalance high step-up converter with a multicoupled inductor and voltage multiplier for a renewable power generation system. *IEEE Trans. Power Electron.* **2016**, *31*, 6992–7005.
- <span id="page-16-4"></span>23. Cao, L. Type III compensator design for power converters. *Power Electron. Technol.* **2011**, *1*, 20–25.



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(http://creativecommons.org/licenses/by/4.0/\)](http://creativecommons.org/licenses/by/4.0/.).