

Article **FPGA-Based Implementation of MMC Control Based on Sorting Networks**

Mattia Ricco 1,*, Laszlo Mathe ¹ , Eric Monmasson [2](https://orcid.org/0000-0003-2180-5740) and Remus Teodorescu [1](https://orcid.org/0000-0002-2617-7168)

- ¹ Department of Energy Technology, Aalborg University, 9100 Aalborg, Denmark; laszlo2mathe@gmail.com (L.M.); ret@et.aau.dk (R.T.)
- ² SATIE lab, Cergy-Pontoise University, 95031 Cergy Pontoise, France; eric.monmasson@u-cergy.fr
- ***** Correspondence: mri@et.aau.dk

Received: 6 August 2018; Accepted: 10 September 2018; Published: 11 September 2018

Abstract: In Modular Multilevel Converter (MMC) applications, the balancing of the capacitor voltages is one of the most important issues for achieving the proper behavior of the MMC. The Capacitor Voltage Balancing (CVB) control is usually based on classical sorting algorithms which consist of repetitive/recursive loops. This leads to an increase of the execution time when many Sub-Modules (SMs) are employed. When the execution time of the balancing is longer than the sampling period, the proper operation of the MMC cannot be ensured. Moreover, due to their inherent sequential operation, sorting algorithms are suitable for software implementation (microcontrollers or DSPs), but they are not appropriate for a hardware implementation. Instead, in this paper, Sorting Networks (SNs) are proposed due to their convenience for implementation in FPGA devices. The advantages and the main challenges of the Bitonic SN in MMC applications are discussed and different FPGA implementations are presented. Simulation results are provided in normal and faulty conditions. Moreover, a comparison with the widely used bubble sorting algorithm and max/min approach is made in terms of execution time and performance. Finally, hardware-in-the-loop results are shown to prove the effectiveness of the implemented SN.

Keywords: modular multilevel converters; capacitor voltage balancing; sorting networks; field-programmable gate array

1. Introduction

Nowadays, the Modular Multilevel Converter (MMC) has become a promising solution in different applications, such as in High Voltage Direct Current (HVDC) [\[1](#page-16-0)[,2\]](#page-16-1), high-power motor drivers [\[3,](#page-16-2)[4\]](#page-16-3) and STATic COMpensators (STATCOM) [\[5,](#page-16-4)[6\]](#page-16-5). Thanks to several advantages, such as high modularity, scalability, low Total Harmonic Distortion (THD), high efficiency and high reliability, the interest in this topology has increased in both industry and academy [\[7\]](#page-17-0). However, this topology presents several challenges, such as the necessity to control the circulating current, ensure the balance of the losses among the Sub-Modules (SMs) and maintain the capacitor voltage balanced [\[8\]](#page-17-1). In the literature, two Capacitor Voltage Balancing (CVB) control algorithms are mainly proposed: the individual control approach [\[9\]](#page-17-2) and the global arm control approach. The latter is commonly used in the Nearest Level Control (NLC) which requires a Sorting Algorithm (SA) [\[10\]](#page-17-3). Indeed, to balance the capacitor voltages (CVs), the SMs with the highest or lowest CV must be selected based on the arm current direction. Then, the SA provides a sorted list of the SMs according to their capacitor voltages.

In MMC applications, the implementation of SAs is a key challenge mainly due to the timing performances and the high computation efforts of this kind of algorithms. Low timing performances can slow down the CVB algorithm by limiting either the maximum sampling frequency or the maximum allowable number of SMs in the converter. The SAs are usually implemented in

microcontrollers or in digital signal processors due to their easy implementation. However, they are based on loop/recursive operation leading to a significant increase of the execution time when the number of SMs grows. Some authors propose max/min approaches to overcome this issue [\[11–](#page-17-4)[13\]](#page-17-5). Such methods suppose that only one SM has to be inserted/bypassed in the next sampling instant. Then, they only find the SM with the maximum (or minimum) CV by achieving a strong reduction of the execution time. However, in the case of faults or when the capacitors are approaching the maximum allowable voltage, more SMs need to be inserted or bypassed at the same time. The max/min algorithms then require more sampling periods to insert or bypass the required SMs, which leads to slow converter dynamic performance. A solution could be to run multiple times the max/min method within the same sampling instant; however, this choice increases the whole execution time by leading to the same problem highlighted for the bubble SA.

For the above-mentioned reasons, a hardware implementation of a sorting method has been proposed in this paper. Several studies have confirmed that the Field-Programmable Gate Array (FPGA) technology is really promising in industrial control applications [\[14\]](#page-17-6). Such platforms are more and more used in industry and in academia for achieving high timing performance, which is difficult to reach with the software counterpart. Since the FPGAs are able to exploit the inherent parallelism of the algorithm, they lead to a significant reduction of the execution time. Moreover, they are often used in MMC applications due to the possibility: to drive a huge amount of SMs [\[15\]](#page-17-7), to implement fast protections, to interface more ADC modules [\[16\]](#page-17-8), to implement real-time emulator [\[17\]](#page-17-9) and for fast communication [\[18\]](#page-17-10).

Among the different hardware implementations of sorting approaches, the Sorting Networks (SNs) have been chosen to be implemented in FPGA due to their inherent parallelism and enhanced timing performance [\[19\]](#page-17-11). The Bitonic SN has been considered due to its low resource requirement and its modular structure [\[20\]](#page-17-12). The authors in [\[20\]](#page-17-12) compared this SN with the Odd-Even SN. However, the main aim was to provide a method for pre-evaluating the hardware resources and the execution time of the network. No simulations or hardware-in-the-loop results were provided, and no justifications were given for the use of these networks in MMC. In this work, instead, some simulation results are shown in normal and faulty conditions to highlight the benefits of adopting an algorithm that provides a complete sorted list with respect to one that only gives the SM with the highest (lowest) capacitor voltage. Another contribution of this work is the study of the achievable trade-offs between the execution time and the required resources when this kind of sorting methods are implemented for MMC applications. For this aim, three kinds of FPGA implementations are presented: a fully pipelined architecture, a hybrid structure and a fully factorized SN. In this way, designers can choose the proper solution for their requirements to achieve the best compromise between the required timing performance and the available resources. After having chosen the right solution that fits the requirements of the MMC application considered in this work, the SN architecture is compared with the classical bubble sorting algorithm and the max/min approach in terms of execution time. To demonstrate the feasibility of the proposed architecture, a Hardware-In-the-Loop (HIL) validation is also made.

The paper is divided as follows: firstly, an MMC overview is given along with its control hierarchy. Then, the Bitonic SN is presented and its peculiar aspects in MMC applications are treated. Section [4](#page-5-0) presents the simulation results in normal and faulty conditions. After that, different FPGA implementations are proposed and compared in terms of required resources and execution time in Section [5.](#page-9-0) Then, the chosen hardware implementation is compared with the software implementation of both the classical bubble SA and the max/min approach. HIL results for a single-phase 32-SM MMC are given to demonstrate the effectiveness of the proposed SN implementation. Finally, conclusions are drawn.

2. Overview of MMC: Topology and Control

The proposed implementation of the sorting algorithm can be used in any kind of MMC. The SMs can be either half-bridge or full-bridge, without any changes in the SN. In the following, a three-phase HVDC grid connected MMC application with half-bridge SM is considered (Figure [1\)](#page-2-0). Its topology and control structure are described in the next sections.

Figure 1. Schematic representation of a three-phase grid connected MMC. **Figure 1.** Schematic representation of a three-phase grid connected MMC.

2.1. MMC Topology 2.1. MMC Topology

Each phase is composed of a leg that in turn consists of an upper and a lower arm. Each arm is Each phase is composed of a leg that in turn consists of an upper and a lower arm. Each arm is composed of N series connected SMs, an arm inductor L_{arm} and the parasitic resistances in the arm, here denoted with *Rarm* [21]. The half-bridge structure for the SM is considered. It consists of two here denoted with *Rarm* [\[21\]](#page-17-13). The half-bridge structure for the SM is considered. It consists of two switches with two antiparallel diodes and a capacitor *C*, as depicted in Figure 1. The capacitor can be switches with two antiparallel diodes and a capacitor *C*, as depicted in Figure [1.](#page-2-0) The capacitor can be inserted or bypassed in the arm circuit based on the status of the two switches [8]. inserted or bypassed in the arm circuit based on the status of the two switches [\[8\]](#page-17-1).

2.2. MMC Control Levels Hierarchy 2.2. MMC Control Levels Hierarchy

Among the different modulation techniques, the NLC is often adopted for M \ge Among the different modulation techniques, the NLC is often adopted for MMC [\[10\]](#page-17-3). The block diagram of a three-phase MMC controller based on such a modulation technique is displayed in Figure [2.](#page-3-0) The outer current control provides the reference voltage V_{ref} for each phase from the measured grid currents. To achieve the results presented in this paper, a classical outer current control is adopted to the digital platform [22]. On the other hand, the given lating control has been implemented in the digital platform [\[22\]](#page-17-14). On the other hand, the circulating current
control has been implemented in the digital platform [22]. On the other hand, the circulating current control is adopted to limit the inherent circulating current ripple that is generated in the MMC. Then, $\,$ the reference voltage is adjusted before the NLC. A common circulating current control based on resonant controllers nas been used in this paper [22]. After tha
indices for the upper and lower arm for each leg, as expressed in: resonant controllers has been used in this paper [\[22\]](#page-17-14). After that, the NLC calculates the insertion

$$
n_{pm} = \frac{V_{ref,pm}}{V_{dc}}
$$
 (1)

between the capacitor voltages in the arm. The main elements of the main elements of the CVB control algorithm are the CVB control where p and m represent the phase ($p = a, b, c$) and the arm ($m = u, l$), respectively. It is worth mentioning that the NLC only results the number of SMs to be inserted and it is indifferent to which SMs are selected. This task is taken in charge by the CVB control algorithm to ensure the balance between the capacitor voltages in the arm. The main elements of the CVB control algorithm are the sorting method and the selection technique. The aim of the sorting method is to put in ascendant order the SMs of an arm according to the measured capacitor voltages *VCⁱ* ,*pm*.

Figure 2. Block Diagram of the MMC FPGA-based controller. **Figure 2.** Block Diagram of the MMC FPGA-based controller.

The selection technique intends to select the SMs to be inserted based on the sorted list evaluated The selection technique intends to select the SMs to be inserted based on the sorted list evaluated by the sorting method and the direction of the arm current *ipm*. The best balancing performance is by the sorting method and the direction of the arm current *ipm*. The best balancing performance is achieved when the sorting is executed in each sampling period and always the best SMs are selected. achieved when the sorting is executed in each sampling period and always the best SMs are selected. However, in this case, a high switching frequency *fsw* is resulted. Different improved methods have However, in this case, a high switching frequency *fsw* is resulted. Different improved methods have been developed to decrease f_{sw} [\[23](#page-17-15)[–25\]](#page-17-16). In this work, a reduction of the f_{sw} is achieved by inserting or $\frac{1}{2}$ by a difference $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$ and the actual ones, as shown in Figure 3. Shown in Figure 3. bypassing only the difference between the required SMs and the actual ones, as shown in Figure [3.](#page-4-0) Moreover, the sorting is also performed if the capacitor voltages reach an upper or lower threshold value [\[23\]](#page-17-15). In this case, the SM with the highest (lowest) capacitor voltage is bypassed if the current is positive (negative) and another one is inserted in its place.

Another possible solution to reduce the *f*_{*sw*} and decrease the execution time is to adopt max/min approaches. They are based on the fact that only one SM has to be usually inserted/bypassed in one sampling period. However, this assumption is valid only during steady state operation. During faults, more SMs have to be manipulated in order to ensure fast reaction from the converter side. The max/min methods require more sampling periods to insert/bypass the required number of SMs. This leads a *2.3. Problem Statement* slower control dynamic as shown in Section [4.](#page-5-0)

The aim of this paper is to deal with the efficient FPGA-implementation of the sorting method *2.3. Problem Statement*

The aim of this paper is to deal with the efficient FPGA-implementation of the sorting method the sampling period T_s has to satisfy $[22]$: 1 to reduce the execution time of the whole controller. To have all voltage steps equal to one level,

$$
T_s \le \frac{1}{\pi \cdot N \cdot f_{grid}} \tag{2}
$$

Figure 3. Flowchart of the implemented CVB algorithm in NLC. **Figure 3.** Flowchart of the implemented CVB algorithm in NLC.

In Equation (2), *N* is the number of SMs in the arm. Consequently, the controller execution time In Equation (2), *N* is the number of SMs in the arm. Consequently, the controller execution time *Tcontrol* has to fulfill: *Tcontrol* has to fulfill:

$$
T_{control} \leq T_s \tag{3}
$$

maximum allowable sampling frequency or the number of SMs in the arm. A significant reduction of maximum allowable sampling frequency or the number of SMs in the arm. A significant reduction of *Tcontrol* can be achieved by adopting the proposed SNs. They are convenient for FPGA implementation *Tcontrol* can be achieved by adopting the proposed SNs. They are convenient for FPGA implementation due to their parallel structure. Moreover, they avoid the use of iterative and branch instructions. The common solution based on SAs has limited timing performances. They limit either the

due to their parallel structure. Moreover, they avoid the use of iterative and branch instructions. Different factorization levels are introduced to give the possibility to choose the best tradeoff Different factorization levels are introduced to give the possibility to choose the best tradeoff between required hardware resources and execution time. For these reasons, they are attractive for b between required hardware required hardware resources and execution time. For the securities α and their definition to attract α and α and α are attractive for the securities for the securities of α and MMC applications and their detailed description is given in the next section. MMC applications and their detailed description is given in the next section.

3. Description of the Sorting Networks 3. Description of the Sorting Networks

performance. They consist of a fixed parallel structure composed of m-horizontal wires and several .
Compare-and-Swap (CS) operators. The latter carries out the sorting of two input elements: it compares them and ensures that the larger input value comes out from the upper output wire and the smaller input from the lower wire. Among the different SNs, the Bitonic structure is chosen in this work due to its modular aspect and to the reduced amount of CS operators [\[19,](#page-17-11)[20\]](#page-17-12). The sorting networks are widely adopted in data processing [\[19\]](#page-17-11) due to their timing

Such a sorting network is composed of different stages which in turn are composed by several CS operators. In Figure [4,](#page-5-1) an eight-input Bitonic Sorting Network is depicted. In this case, six stages in the structure can be highlighted. The number of stages obviously depends on the number of the input. The unsorted sequence, denoted with *x*, is applied on the left, and the sorted list *y* results on the right. Only one element per wire can be applied. $\frac{1}{\sqrt{2}}$

Figure 4. Eight-input Bitonic Sorting Network. It consists of six stages that in turn are composed of **Figure 4.** Eight-input Bitonic Sorting Network. It consists of six stages that in turn are composed of four CS operators. It can be seen as two four-input Bitonic SN plus Stages 4, 5 and 6. In this example, four CS operators. It can be seen as two four-input Bitonic SN plus Stages 4, 5 and 6. In this example, the length of the sorting list is equal to 3 to show its modularity property. the length of the sorting list is equal to 3 to show its modularity property.

Firstly, each SM is enumerated starting from the top of each arm, as shown in Figure 1, a[nd](#page-2-0) its position is named here $P_{i,pm}$. Each element x_i must consist of the acquired capacitor voltage $V_{C_i,pm}$ and the corresponding position $P_{i,pm}$, as depicted in Figure [4,](#page-5-1) where the subscript pm has been omitted for simplicity. A comparison of the capacitor voltages is performed and the swap operation is executed for $\mu_{\rm c}$, and \bar{p} , if the voltages are not in the right order. The output *y* results in a sorted list both $V_{C_i,pm}$ and $P_{i,pm}$ if the voltages are not in the right order. The output *y* results in a sorted list with the voltages in ascending order along with the corresponding physical SM position. Then, if the SM
the voltages in ascending order along with the corresponding physical SM position. Then, if the SM with the highest voltage is needed for insertion, the first element y_1 is considered; otherwise, the last Δ as pected. In all that showled is the list. In MMC applications, indeed, in Δ one is selected.

Another aspect that should be considered is the length of the list. Indeed, in MMC applications, the modularity is one of the main advantages [\[7\]](#page-17-0). It consists in the possibility to raise the power rating by adding more SMs in the arm. This means that the number of SMs, and then the length of the list, is not known a priori. However, a maximum number of SMs in an arm (named here with M) can always be presumed and then the SN is built for this worst-case scenario. In these conditions, some elements of the list can be left empty since the actual length of the list N can be different from M. voltage equal to 0 and the position to $\frac{1}{2}$ and $\frac{1}{2}$. The position to $\frac{1}{2}$ and last position to $\frac{1}{2}$ To guarantee the proper behavior of the SN, these dummy elements have to be filled by setting the To guarantee the proper behavior of the SN, these dummy elements have to be filled by setting the voltage equal to 0 and the position to -1 [\[20\]](#page-17-12). Therefore, these elements are kept in the last positions and the elements with positions different from -1 are selected when the SMs with lowest voltages 3 is depicted in Figure 4. The dummy element is in P and it is kept in 4 and it is kept in that position along the 4 and 4 are required.

An example of an eight-input Bitonic SN for a MMC with three SMs per arm ($M = 8$ and $N = 3$) is depicted in Figure 4. The dummy element is in Position 4 and it is kept in that position along the net. The result can be achieved before the last stage by considering only a sub-structure of the network **4. Simulation Results** aspects in MMC applications, some simulation results are shown in the next section. as shown in the example. After having presented the SNs and having discussed their main peculiar

between an algorithm that completely sorts the list and one that searches only the SM with the **4. Simulation Results**

highest/lowest CV. The simulations have been performed in PLECS® power electronic simulation In this section, the Bitonic SN is compared with the max/min approach to show the differences between an algorithm that completely sorts the list and one that searches only the SM with the highest/lowest CV. The simulations have been performed in PLECS $^\circledR$ power electronic simulation environment in both normal and faulty conditions. The MMC and grid parameters are given in Tables 1 and 2, respectively. The BSA. A [to](#page-6-1)lerance band has the BSA. A tolerance band has the BSA. A t

The Bitonic SN and the max/min approach have been implemented in PLECS. It is worth to note that the SN is intrinsically parallel; to simulate it its treatment has been serialized. Thus, its behavior is equal to the one achieved with a classical sorting algorithm such as the BSA. A tolerance band has also been introduced as shown in [\[23\]](#page-17-15). The max/min method proposed in [\[13\]](#page-17-5) has been adopted in this work. The tolerance bands are set to 2 kV.

| Quantity | Value | |
|----------------------------|----------------------------|--|
| DC-link Voltage (V_{DC}) | 200 kV | |
| SM Capacitor (C) | $600 \mu F$ | |
| Arm Inductance (L_{arm}) | 50 mH | |
| Arm Resistance (R_{arm}) | 1.6Ω | |
| Number of $SM(N)$ | 16 | |
| | 10 kHz | |
| | Sampling frequency (f_s) | |

Table 1. MMC Parameters.

4.1. Normal Condition

The simulation results shown in this section were achieved during steady state condition, i.e., without any faults in the system. At 0.2 s, the converter starts to deliver power to the grid. In Figure [5,](#page-6-2) the output currents, circulating currents and active power are shown when the Bitonic SN is adopted. The capacitor voltages for both the Bitonic SN and the max/min approach are depicted in Figure [6.](#page-7-0) with σ , the starting converter system. At 0.2 s, the converter starts to deliver power to the grid of the grid. In Figure 5, the starts to define The capacitor voltages for both the B itonic SN and the maximum approach are depicted in Figure 6.

Figure 5. Output Current, Circulating Current and Active Power when the fully sorted list is adopted **Figure 5.** Output Current, Circulating Current and Active Power when the fully sorted list is adopted in the NLC. in the NLC.

When the best SMs are always selected, the algorithm that provides the complete sorted list achieves a better balance in comparison with the max/min approach. However, it leads to a high achieves a better balance in comparison with the max/min approach. However, it leads to a high switching frequency, equal to $\frac{1}{2}$ in the studied case (Figure 6a). The maximum approach instead case (Figure 6a). The maximum approach instead case (Figure 6a). The maximum approach instead case (Figure 6a). The max switching frequency, equal to 409 Hz in the studied case (Figure [6a](#page-7-0)). The max/min approach instead
expansion of the NLC o only selects one SM to be inserted or bypassed when a change in $N_{p,m}$ is resulted from the NLC (Figure [6b](#page-7-0)). Then, the switching frequency is intrinsically optimized and almost equal to 60 Hz. By adopting the improved f_{sw} for the Bitonic SN, as described in Figure [3,](#page-4-0) the f_{sw} can be reduced. In this case, it is comparable to the one achieved with the max/min method, but the achieved balance is worse than the one achieved without the *fsw* optimization, as shown in Figure [6c](#page-7-0). worse than the one achieved without the *fsw* optimization, as shown in Figure 6c.

Figure 6. Capacitor Voltages of the upper arm in the phase a : (a) Sorting Method without f_{sw} optimization; (b) Max/Min Approach; and (c) Sorting Method with f_{sw} optimization as shown in Figure [3.](#page-4-0) Figure 3.

Finally, it can be concluded that in normal condition and when the f_{sw} optimization is active, max/min method and the sorting algorithm give almost the same balancing results and switching the max/min method and the sorting algorithm give almost the same balancing results and switching frequency. From now on, the *fsw* optimization is considered active, if not differently mentioned. frequency. From now on, the *fsw* optimization is considered active, if not differently mentioned.

4.2. Phase-to-Ground Fault 4.2. Phase-to-Ground Fault

The phase-to-ground fault is simulated by adopting the previous MMC and grid parameters. The phase-to-ground fault is simulated by adopting the previous MMC and grid parameters. When this kind of fault appears in the system, the control algorithm demands more SMs to be inserted When this kind of fault appears in the system, the control algorithm demands more SMs to be inserted or bypassed in the same sampling period. The fault is applied at 0.5 s on the phase *a*. Figure 7 shows or bypassed in the same sampling period. The fault is applied at 0.5 s on the phase *a*. Figure [7](#page-8-0) shows the output currents, the capacitor voltages of phase *a* and the number of switches for the same phase. the output currents, the capacitor voltages of phase *a* and the number of switches for the same phase. When the number of switches is positive, it means that the SMs have been inserted, while, when it is When the number of switches is positive, it means that the SMs have been inserted, while, when it is negative, the SMs have been bypassed. It is worth noting that, in the case of the SN, three SMs have negative, the SMs have been bypassed. It is worth noting that, in the case of the SN, three SMs have been bypassed at the moment of the fault. This number can relatively increase if the number of SMs in been bypassed at the moment of the fault. This number can relatively increase if the number of SMs the arm is higher. The possibility to apply the required changes in one sampling period *T^s* enhances in the arm is higher. The possibility to apply the required changes in one sampling period *Ts* enhances the dynamic performance of the controller. Indeed, at the fault instant, the algorithms that provide the fully sorted list are able to track the current reference and avoid spikes on the output current as shown in Figure [8.](#page-9-1)

Figure 7. Output Currents, Capacitor Voltages and Number of Switches during Phase to Ground Fault
at 0.5 s: (**a**) Max/Min Approach; and (**b**) Sorting Method. at 0.5 s: (**a**) Max/Min Approach; and (**b**) Sorting Method.

On the other hand, the max/min method keeps only one switch per each *Ts*, requiring more On the other hand, the max/min method keeps only one switch per each *T^s* , requiring more sampling periods to insert/bypass the needed SMs. This leads to a lower controller dynamic that sampling periods to insert/bypass the needed SMs. This leads to a lower controller dynamic that provokes a spike on the output current, as depicted in Figur[e 8](#page-9-1). It is also possible to run the max/min provokes a spike on the output current, as depicted in Figure 8. It is also possible to run the max/min method several times in the same sampling period to get the required SMs, but this leads to a longer method several times in the same sampling period to get the required SMs, but this leads to a longer execution time that can easily exceed the chosen T_s , not guaranteeing the proper controller behavior.

Figure 8. Zoom of the output currents on phase a during phase to ground fault. Blue line: Sorting Method without *f_{sw}* optimization; Green line: max/min approach; Red line: Sorting Method with f_{sw} optimization.

The advantages of the proposed SN over the min/max approach have been demonstrated and The advantages of the proposed SN over the min/max approach have been demonstrated and the FPGA implementation of the Bitonic SN is now dealt with.

5. FPGA Implementation of the Bitonic SN 5. FPGA Implementation of the Bitonic SN

Different FPGA-based implementations of SNs are shown and compared in this section. Firstly, Different FPGA-based implementations of SNs are shown and compared in this section. Firstly, the fully pipelined SN is presented. After that, a hybrid structure and a fully factorized SN are the fully pipelined SN is presented. After that, a hybrid structure and a fully factorized SN are proposed for reducing the required resources. Finally, they are compared in terms of required resources and latency, i.e., the number of system clock cycles for achieving the final result.

5.1. Fully Pipelined SN 5.1. Fully Pipelined SN

This kind of implementation of the SN allows a drastic reduction of the execution time. This architecture is driven by an external clock signal that synchronizes the data through the SN. After each stage, a bank of flip-flops is allocated for storing the results of CS operators, as shown in Figure 2014 Figure [9.](#page-10-0) A new list of CVs can be fed to the input of the SN every clock cycle. The basic structure \sim of the CS operator is also presented in Figure [9.](#page-10-0) It consists of a comparator and four multiplexers. The inputs are the two SM capacitor voltages V_{Ca} and V_{Cb} and the two SM positions P_a and P_b .
The extracts are the sexted sensitive values of V_{Ca} and V_{Ca} and their sexual discussitions P_a . the burpurs are the sorted capacitor voltages $v_{s,Ca}$ and $v_{s,Cb}$ and their corresponding positions $P_{s,a}$
and P_{s} . The values of he and he correspond to the size of the fixed-point format of the voltage and of and $P_{s,b}$. The values of b_v and b_p correspond to the size of the fixed-point format of the voltage and of
the position reconstitutive the position, respectively. The outputs are the sorted capacitor voltages $V_{s,Ca}$ and $V_{s,Cb}$ and their corresponding positions $P_{s,a}$

Figure 9. Fully pipelined 8-input Bitonic SN and CS operator structure.

5.2. M-Factorized SN 5.2. M-Factorized SN 5.2. M-Factorized SN

To reduce the required number of CS operators, the previous SN structure can be factorized. The objective is to reuse a single CS operator to perform more CS operations. However, this optimization leads to an increase of the latency in the architecture. Then, a compromise between the this optimization leads to an increase of the latency in the architecture. Then, a compromise between the factorization level, i.e., which sub-structure of the Bitonic SN is factorized, and the latency is necessary. Figure 10 shows [an](#page-10-1) example using $M = 8$ and the factorization level L equal to 4. This means that the input Bitonic SN sub-structure, highlighted in Figure 4, is factorized. four-input Bitonic SN sub-structure, highlighted in Figure 4, is factorized. input Bitonic SN sub-structure, highlighted in Figure 4, is [fa](#page-5-1)ctorized.

Figure 10. Hybrid factorized and pipelined synchronous eight-input SN with factorization level
agreed to 4. equal to 4.

This solution allows a reduction of the required CS operators and, therefore, the used resources. Indeed, the factorized four-input Bitonic SN only requires two CS operators instead of six. However, the latency will be 6 instead of 3 and no other list can be inserted at the input during this calculation, the latency will be 6 instead of 3 and no other list can be inserted at the input during this calculation, reducing the throughput of the architecture. It is worth noting that this solution also requires eight Multiplexers. Multiplexers.

5.3. Fully Factorized SN 5.3. Fully Factorized SN

The last proposed architecture is the fully factorized SN, i.e., $L = M$. This alternative can be adopted to drastically reduce the required resources at the cost of a larger latency. adopted to drastically reduce the required resources at the cost of a larger latency.

This architecture is depicted in Figure [11.](#page-11-0) The state machine generates and sends the This architecture is depicted in Figure 11. The state machine generates and sends the synchronization signals to the data path which processes the input data. The Map operator implements synchronization signals to the data path which processes the input data. The Map operator the multiplexers and the registers needed for the factorization. The sorting done signal is raised when the sorted list is available at the output.

Figure 11. Fully factorized Bitonic SN implementation structure. **Figure 11.** Fully factorized Bitonic SN implementation structure.

5.4. Comparison 5.4. Comparison

In this section, the previous SN structures are compared in terms of five-input Look-Up-Tables (LUTs), Flip-Flops (FFs) and latency. The LUTs, FFs and latency for these structures can be easily (LUTs), Flip-Flops (FFs) and latency. The LUTs, FFs and latency for these structures can be easily pre-pre-evaluated, as shown in [\[20\]](#page-17-12). Figure [12a](#page-12-0) depicts the required LUTs with different factorization level. It is shown that, by increasing the number of SMs, *N*, the required LUTs increase. The fully pipelined It is shown that, by increasing the number of SMs, *N*, the required LUTs increase. The fully pipelined It is shown that, by increasing the number of SMS, *N*, the required LOTs increase. The rang pipelined is the structure that requires the highest amount of LUTs, as expected. By increasing the factorization is the structure that requires the highest amount of LUTs, as expected. By increasing the factorization level, the needed LUTs can be reduced. The right *y* axis shows the percentage of the required LUT level, the needed LUTs can be reduced. The right *y* axis shows the percentage of the required LUT when the selected low-cost System-on-Chip (SoC) device is considered. Then, it is obvious that a fully when the selected low-cost System-on-Chip (SoC) device is considered. Then, it is obvious that a fully pipelined structure for high numbers of *N* is impracticable with this kind of device. The same happen pipelined structure for high numbers of *N* is impracticable with this kind of device. The same happen for the FFs, as depicted in Figure [12b](#page-12-0). On the other side, a higher factorization level leads a higher for the FFs, as depicted in Figure 12b. On the other side, a higher factorization level leads a higher latency number, as shown in Figure [12c](#page-12-0). Thus, a compromise is required between the LUTs, FFs and latency number, as shown in figure 12c. Thus, a compromise is required between the LUTs, FFs and latency. The designer can then pre-evaluate the required resources and the latency to choose the best latency. The designer can then pre-evaluate the required resources and the latency to choose the best solution for its requirements. solution for its requirements.In this section, the previous SN structures are compared in terms of five-input Look-Up-Tables

600

500

 400

 $\begin{bmatrix}\n\overline{1} & \overline{1} & \overline{1} \\
\overline{2} & \overline{3} & \overline{0} \\
\overline{3} & \overline{0} & \overline{0}\n\end{bmatrix}$

200

Bitonic SN Fully Pipelined Bitonic SN Hybrid $L = 4$

Bitonic SN Hybrid $L = 8$ Bitonic SN Hybrid $L = 16$

Bitonic SN Hybrid $L = 32$

Bitonic SN Hybrid $L = 64$

Bitonic SN Hybrid L = 128 Bitonic SN Hybrid $L = 256$

Bitonic SN Fully Factorized

Figure 12. Evaluation of resources and timing performance of the fully pipelined Bitonic SN, the **Figure 12.** Evaluation of resources and timing performance of the fully pipelined Bitonic SN, the hybrid structure with different factorization level and the fully factorized SN with different input lengths lengths (equal to the number of SMs N): (**a**) LUTs; (**b**) FFs; and (**c**) latency number. (equal to the number of SMs N): (**a**) LUTs; (**b**) FFs; and (**c**) latency number.

5.5. Timing Diagram 5.5. Timing Diagram

In this section, the timing diagram for the proposed Bitonic SN is presented in Figure [13.](#page-13-0) The following control actions can be executed in parallel: the current controls (for both the output current i_s and the circulating current i_c), the upper arm sorting and the lower arm sorting. This leads a reduction of the whole control time $T_{control}$. The latter is the sum of two contributions: (a) the longer time between the current control time T_{cc} and the time needed to the Bitonic SN T_{bn} ; and (b) the time $T_{selection}$ needed for selecting the SM to be inserted. From Equation (3) and Figure [13,](#page-13-0) it is possible to derive the maximum sorting time *Tmax,sort* that has to be guaranteed: derive the maximum sorting time *Tmax,sort* that has to be guaranteed:

$$
T_{max,sort} \leq T_s - T_{selection} \tag{4}
$$

Figure 13. Timing Diagram of the MMC control based on BSN. **Figure 13.** Timing Diagram of the MMC control based on BSN.

6. Hardware-In-the-Loop Results 6. Hardware-In-the-Loop Results

A MMC system is usually composed by tens or hundreds of modules per arm. The realization A MMC system is usually composed by tens or hundreds of modules per arm. The realization of this kind of systems is very expensive, and then an usual approach is to test the control behavior of this kind of systems is very expensive, and then an usual approach is to test the control behavior using HIL approach. In this section, HIL results are provided to validate the proposed sorting method using HIL approach. In this section, HIL results are provided to validate the proposed sorting method and compare it with the bubble SA and with the max/min approach in terms of the achieved sorting and compare it with the bubble SA and with the max/min approach in terms of the achieved sorting execution time. The Zedboard platform, equipped with a Xilinx SoC Zynq-7020 device (named here execution time. The Zedboard platform, equipped with a Xilinx SoC Zynq-7020 device (named here as Zynq), has been employed. This device consists of almost 85,000 logic element cells, 4.9 Mb block RAM, RAM, 220 DSP and two embedded ARM cortex A9 processors with a clock frequency equal to 667 220 DSP and two embedded ARM cortex A9 processors with a clock frequency equal to 667 MHz.

The MMC control, composed by the output current control and the circulating current control, has been implemented in the first ARM core of the Processor System (PS). Along with the MMC control, the bubble sorting algorithm and the max/min approach have been also carried out in the same core. On the other hand, the proposed Bitonic SN has been implemented in the Programmable Logic (PL) side by allowing the implementation of the hardware structures presented in Section 3 and the adoption of the timing diagram shown in Figure 13. The fully factorized Bitonic SN structure has been chosen to save hardware resources. In the remaining ARM core, a single-phase MMC model has been emulated based on [\[26\]](#page-17-17). The case of $N = 32$ has been considered, which is realistic in view of the industrial implementation of MMC-HVDC by ABB [\[27\]](#page-17-18). A single-phase system has been chosen considering that the performances of the Bitonic SN are identical for the single-phase and the three-phase system. Indeed, in the three-phase case, it can be easily implemented in parallel for achieving the same execution time shown in the following. The adopted capacitor value is 2.4 mF and the outp[ut](#page-6-0) energy is equal to 33 MW. The remaining MMC parameters are shown in Table 1. The whole implementation structure is depicted in Figure 14. The internal signals of the board are read and displayed on the PC through a serial communication. A sag voltage of 50% is emulated after 105 ms. The corresponding capacitor voltages, output currents, and output voltages for the max/min approach and the Bitonic SN are shown in Figure [15.](#page-15-0)

Xilinx Zynq SoC

Figure 14. Hardware architecture of the developed system. The processor system and the **Figure 14.** Hardware architecture of the developed system. The processor system and the programmable logic communicate through the AXI bus. programmable logic communicate through the AXI bus.

It is worth noting that the limited dynamic performance of the max/min approach cause an It is worth noting that the limited dynamic performance of the max/min approach cause an undesired overshoot in i_s of about 28%. The achieved execution times for the three techniques in both normal and fault conditions are summarized in Table [3.](#page-15-1) The sorting network has been implemented in FPGA and then some operations can be executed in parallel: the current control and the sorting \overline{a} algorithm in this case. Then, the control time is evaluated by summing up the longer execution time algorithm in this case. Then, the control time is evaluated by summing up the longer execution time between the current control and the sorting algorithm with the selection time. between the current control and the sorting algorithm with the selection time.

On the other hand, the bubble SA and the max/min approach have been implemented in the On the other hand, the bubble SA and the max/min approach have been implemented in the ARM core and then the current control, the sorting algorithm and the selection method are executed ARM core and then the current control, the sorting algorithm and the selection method are executed in a sequential manner. The whole execution time is then evaluated by summing up all the terms. in a sequential manner. The whole execution time is then evaluated by summing up all the terms. The bubble SA achieves the worst timing performance by requiring maximum 4.56 µs in normal The bubble SA achieves the worst timing performance by requiring maximum 4.56 µs in normal conditions and 6.46 µs during the emulated fault. It is worth noting that its execution time is not conditions and 6.46 µs during the emulated fault. It is worth noting that its execution time is not fixed. Thus, it is not deterministic and can be much higher than the ones obtained in this example.

Figure 15. Capacitor Voltages, Output Current, and output voltage during HIL results with max/min **Figure 15.** Capacitor Voltages, Output Current, and output voltage during HIL results with max/min approach (blue line) and Bitonic SN (red line).

Table 3. Maximum execution time of current control T_{cc} , sorting $T_{sorting}$, selection $T_{selection}$ and total control $T_{control}$ for the BSA, the max/min approach and the Bitonic SN during either normal (NC) and fault conditions (FC).

| | Bubble SA | | Max/Min | | Bitonic SN | |
|----------------------------|------------------|------|---------|----------|-------------------|------|
| | NC. | FC. | NC. | FC. | NC | FC. |
| T_{cc} [µs] | 0.28 | 0.30 | 0.28 | 0.30 | 0.28 | 0.30 |
| $T_{sorting}$ [μ s] | 4.56 | 6.46 | 2.56 | 2.75 | 0.50 | 0.50 |
| $T_{selection}$ [μ s] | 1.57 | 2.46 | 0 | θ | 1.57 | 2.46 |
| $T_{control}$ | 6.41 | 9.22 | 2.84 | 3.05 | 2.07 | 2.96 |

The max/min method needs 2.56 μ s and 2.75 μ s to be performed in normal and fault conditions, respectively. However, it does not provide a fully sorted list by causing current overshoot during faults. It is important to mention that its execution time is also not fixed. On the other hand, the proposed SN only requires a fixed execution time equal to 0.5 µs. It is also able to provide a fully sorted list useful during fault cases or when more SMs are required (like at the start-up). Its short execution time allows the proper behavior of the controller. However, if the number of SMs increases, the execution time raises and T_s decreases at the same time. In the case the execution time of the fully factorized structure is higher than the maximum allowable T_s , it is still possible to adopt either a hybrid structure or the fully pipelined SN that allow a reduction of the execution time. This choice can be done before starting the implementation thanks to the pre-evaluated resources and latency shown in Section 5 by reducing the time-to-market. Then, the right compromise between the sorting time and the required resources can be ensured. Table 4 shows the hardware resources required for the implementation o[f o](#page-15-2)ne fully factorized 64-Bitonic SN in the adopted device.

Table 4. Required resources for the implementation of one fully factorized Bitonic SN with $M = 64$ in the PL side of the Zynq device.

Table 4. Required resources for the implementation of one fully factorized Bitonic SN with ܯ = 64

If a three-phase 64-SM MMC is of interest, six Bitonic SN have to be considered and then almost SN for accomplishing the sorting of all the arms. Obviously, this solution leads to an increment in the 60% of the available resources are consumed. It is also possible to use only one fully factorized Bitonic $\epsilon_{\rm N}$ for assemblishing the sorting of all the arms. Obviously, this solution leads to an increment in the SN for accomplishing the sorting of all the arms. Obviously, this solution leads to an increment in the
 execution time. Another solution can be to implement a fully pipelined Bitonic SN that allows a higher throughput (a new list can be sent after the first stage has been performed) and then a lower execution time at the expense of an increment of the required resources. As already said, the right compromise has to be achieved depending on the case and the discussion in Section [5](#page-9-0) is for this aim.

7. Conclusions

In this paper an FPGA-implementation of the Bitonic Sorting Network for MMC applications has been proposed. The main advantages of the proposed sorting method are: the fixed parallel structure and the possibility to be efficiently implemented in FPGA devices. This leads to a shorter and deterministic execution time, which results in a better performance of the CVB control. Three different architectures have been proposed to meet the different possible requirements of the application of interest: the fully pipelined architecture, the hybrid structure and the fully factorized SN. Their hardware resources and latency have been pre-evaluated and compared. This allows choosing the structure that best fits the application requirements before starting the implementation. Simulation results have been given in both normal and faulty conditions to compare the proposed sorting method with the max/min approach. The latter is considered to request the shortest execution time but it does not provide the fully sorted list by deteriorating the dynamic performance of the controller.

The fully factorized Bitonic SN has been implemented in a low-cost Xilinx Zedboard along with the MMC plant model and the corresponding control. Based on the HIL results, the proposed sorting method shows superior performance. Moreover, the execution time and the output current of the implemented SN have been compared with the ones achieved with the bubble sorting algorithm and the max/min technique in the case of $N = 32$ and a sag voltage of 50%. The output current obtained with the max/min technique presents an overshoot of about 28% in comparison with the one achieved by adopting an algorithm that provides a fully sorted list. Then, the main gain of the proposed SN compared to the max/min approach is the ability to handle fault occurrences. Moreover, the sorting and selection for the SN require 2.96 μ s to be executed against the 9.22 μ s and 3.05 μ s needed by the bubble SA and the max/min approach, respectively. Considering the hardware resources, it requires about 10% of the available resources of the adopted board.

Author Contributions: Conceptualization, M.R. and L.M.; Software, M.R.; Validation, M.R.; Writing—original draft, M.R. and L.M.; Writing—review and editing, E.M. and R.T.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Lyu, J.; Cai, X.; Molinas, M. Frequency domain stability analysis of MMC-based HVDC for wind farm integration. *IEEE J. Emerg. Sel. Top. Power Electron.* **2016**, *4*, 141–151. [\[CrossRef\]](http://dx.doi.org/10.1109/JESTPE.2015.2498182)
- 2. Bergna, G.; Berne, E.; Egrot, P.; Lefranc, P.; Arzande, A.; Vannier, J.C.; Molinas, M. An energy-based controller for HVDC modular multilevel converter in decoupled double synchronous reference frame for voltage oscillation reduction. *IEEE Trans. Ind. Electron.* **2013**, *60*, 2360–2371. [\[CrossRef\]](http://dx.doi.org/10.1109/TIE.2012.2225397)
- 3. Jung, J.J.; Lee, H.J.; Sul, S.K. Control strategy for improved dynamic performance of variable-speed drives with modular multilevel converter. *IEEE J. Emerg. Sel. Top. Power Electron.* **2015**, *3*, 371–380. [\[CrossRef\]](http://dx.doi.org/10.1109/JESTPE.2014.2323955)
- 4. Antonopoulos, A.; Ilves, K.; Ängquist, L.; Nee, H.P. On interaction between internal converter dynamics and current control of high-performance high-power AC motor drives with modular multilevel converters. In Proceedings of the 2010 IEEE Energy Conversion Congress and Exposition, Atlanta, GA, USA, 12–16 September 2010.
- 5. Jafri, K.; Chen, B.C.; You, S.Z.; Chen, Y. Static and dynamic characteristics of a novel statcom based on modular multilevel converter. In Proceedings of the IET International Conference on Information Science and Control Engineering 2012 (ICISCE 2012), Shenzhen, China, 7–9 December 2012.
- 6. Bhesaniya, M.M.; Shukla, A. current source modular multilevel converter: Detailed analysis and statcom application. *IEEE Trans. Power Deliv.* **2016**, *31*, 323–333. [\[CrossRef\]](http://dx.doi.org/10.1109/TPWRD.2015.2465152)
- 7. Debnath, S.; Qin, J.; Bahrani, B.; Saeedifard, M.; Barbosa, P. Operation, control, and applications of the modular multilevel converter: A review. *IEEE Trans. Power Electron.* **2015**, *30*, 37–53. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2309937)
- 8. Nami, A.; Liang, J.; Dijkhuizen, F.; Demetriades, G. Modular multilevel converters for HVDC applications: Review on converter cells and functionalities. *IEEE Trans. Power Electron.* **2015**, *30*, 18–36. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2327641)
- 9. Hagiwara, M.; Akagi, H. Control and experiment of pulsewidth-modulated modular multilevel converters. *IEEE Trans. Power Electron.* **2009**, *24*, 1737–1746. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2009.2014236)
- 10. Lesnicar, A.; Marquardt, R. An innovative modular multilevel converter topology suitable for a wide power range. In Proceedings of the 2003 IEEE Bologna Power Tech Conference Proceedings, Bologna, Italy, 23–26 June 2003.
- 11. Siemaszko, D. Fast sorting method for balancing capacitor voltages in modular multilevel converters. *IEEE Trans. Power Electron.* **2015**, *30*, 463–470. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2312101)
- 12. Li, W.; Gregoire, L.; Belanger, J. A modular multilevel converter pulse generation and capacitor voltage balance method optimized for FPGA implementation. *IEEE Trans. Ind. Electron.* **2015**, *62*, 2859–2867. [\[CrossRef\]](http://dx.doi.org/10.1109/TIE.2014.2362879)
- 13. Saad, H.; Guillaud, X.; Mahseredjian, J.; Dennetière, S.; Nguefeu, S. MMC capacitor voltage decoupling and balancing controls. *IEEE Trans. Power Deliv.* **2015**, *30*, 704–712. [\[CrossRef\]](http://dx.doi.org/10.1109/TPWRD.2014.2338861)
- 14. Monmasson, E.; Idkhajine, L.; Cirstea, M.N.; Bahri, I.; Tisan, A.; Naouar, M.W. FPGAs in industrial control applications. *IEEE Trans. Ind. Inform.* **2011**, *7*, 224–243. [\[CrossRef\]](http://dx.doi.org/10.1109/TII.2011.2123908)
- 15. Fan, B.; Li, Y.; Wang, K.; Zheng, Z.; Xu, L. Hierarchical system design and control of an MMC-based power-electronic transformer. *IEEE Trans. Ind. Inform.* **2017**, *13*, 238–247. [\[CrossRef\]](http://dx.doi.org/10.1109/TII.2016.2522190)
- 16. Vasiladiotis, M.; Rufer, A. Analysis and control of modular multilevel converters with integrated battery energy storage. *IEEE Trans. Power Electron.* **2015**, *30*, 163–175. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2303297)
- 17. Shen, Z.; Dinavahi, V. Real-time device-level transient electrothermal model for modular multilevel converter on FPGA. *IEEE Trans. Power Electron.* **2016**, *31*, 6155–6168. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2015.2503281)
- 18. Mathe, L.; Dan Burlacu, P.; Teodorescu, R. Control of a modular multilevel converter with reduced internal data exchange. *IEEE Trans. Ind. Inform.* **2017**, *13*, 248–257. [\[CrossRef\]](http://dx.doi.org/10.1109/TII.2016.2598494)
- 19. Mueller, R.; Teubner, J.; Alonso, G. Sorting Networks on FPGAs. *VLDB J.* **2012**, *21*, 1–23. [\[CrossRef\]](http://dx.doi.org/10.1007/s00778-011-0232-z)
- 20. Ricco, M.; Mathe, L.; Teodorescu, R. FPGA-based implementation of sorting networks in MMC applications. In Proceedings of the 2016 18th European Conference on Power Electronics and Applications (EPE'16 ECCE Europe), Karlsruhe, Germany, 5–9 September 2016.
- 21. Perez, M.; Bernet, S.; Rodriguez, J.; Kouro, S.; Lizana, R. Circuit topologies, modeling, control schemes, and applications of modular multilevel converters. *IEEE Trans. Power Electron.* **2015**, *30*, 4–17. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2310127)
- 22. Sharifabadi, K.; Harnefors, L.; Nee, H.P.; Norrga, S.; Teodorescu, R. *Design, Control, and Application of Modular Multilevel Converters for HVDC Transmission Systems*; Wiley: Hoboken, NJ, USA, 2016.
- 23. Hassanpoor, A.; Angquist, L.; Norrga, S.; Ilves, K.; Nee, H. Tolerance band modulation methods for modular multilevel converters. *IEEE Trans. Power Electron.* **2015**, *30*, 311–326. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2305114)
- 24. Ilves, K.; Harnefors, L.; Norrga, S.; Nee, H.P. predictive sorting algorithm for modular multilevel converters minimizing the spread in the submodule capacitor voltages. *IEEE Trans. Power Electron.* **2015**, *30*, 440–449. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2014.2308018)
- 25. Li, Z.; Gao, F.; Xu, F.; Ma, X.; Chu, Z.; Wang, P.; Gou, R.; Li, Y. Power module capacitor voltage balancing method for a 350-kv/1000-MW modular multilevel converter. *IEEE Trans. Power Electron.* **2016**, *31*, 3977–3984. [\[CrossRef\]](http://dx.doi.org/10.1109/TPEL.2015.2501839)
- 26. Ricco, M.; Gheorghe, M.; Mathe, L.; Teodorescu, R. System-on-chip implementation of embedded real-time simulator for modular multilevel converters. In Proceedings of the 2017 IEEE Energy Conversion Congress and Exposition (ECCE), Cincinnati, OH, USA, 1–5 October 2017.
- 27. Jacobson, B.; Karlsson, P.; Asplund, G.; Harnefors, L.; Jonsson, T. VSC-HVDC transmission with cascaded two-level converters. In Proceedings of the CIGRE Conference, Paris, France, 22–27 August 2010.

© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(http://creativecommons.org/licenses/by/4.0/\)](http://creativecommons.org/licenses/by/4.0/.).