Disturbance Rejection Control Method of Double-Switch Buck-Boost Converter Using Combined Control Strategy

Jiang You 1, Weiyan Fan 1, Lijun Yu 1,*, Bin Fu 2 and Mengyan Liao 1

1 College of Automation, Harbin Engineering University, Harbin 150001, China; youjiang@hrbeu.edu.cn (J.Y.); fwy1993@hrbeu.edu.cn (W.F.); liaomengyan417@163.com (M.L.)
2 School of Light Industry, Harbin University of Commerce, Harbin 150001, China; fubin408@126.com
*
Correspondence: yulijun@hrbeu.edu.cn; Tel.: +86-139-4605-3668

Received: 10 December 2018; Accepted: 7 January 2019; Published: 16 January 2019

Abstract: Since it has strong ability to realize a conversion to adapt to a wide variation of input voltage, the double-switch buck-boost (DSBB) converter is usually employed as a front-end converter in two-stage power converter systems, where conversion efficiency is always highly valued. Because there is only one switch in the Pulse Width Modulation (PWM) state in the buck or boost work mode, the combined control scheme was investigated for its advantages in inductor average current and conversion efficiency. However, in this method, the operation mode should be determined by additional logic according to the change of input voltage. Moreover, different control systems should be designed for different operation modes to guarantee dynamic control performance and smooth transition between different work modes. To address these issues, the linear active disturbance rejection control (LADRC) method is introduced to develop an inner current control loop in this paper. In this method, the model deviations in different work modes are considered as a generalized disturbance, and a unified current control plant can be derived for current controller design. Furthermore, the duty cycle limitations in practice are considered, an additional mode for transitional operation is produced, and the corresponding control scheme is also developed. Simulation and experimental test results are provided to validate the correctness and effectiveness of the proposed control scheme.

Keywords: double-switch buck-boost converter; linear active disturbance rejection control; model deviation; linear extended state observer

1. Introduction

The double-switch buck-boost converter has the ability to convert an input voltage with a wide change range to a desired output voltage, therefore, it is usually employed as a front-end converter in two-stage power conversion systems [1], such as in single-phase power factor correction applications [2,3], fuel cell generation [4], solar applications [5], hybrid energy storage systems [6], electric vehicle applications [7], etc. As presented in Figure 1, the topology of this converter is constituted through series connection of a traditional buck and boost circuit. Though the double-switch buck-boost converter has only two switches, there are several modulation and control methods that have been studied for it from different perspectives to obtain different performances in inductor ripple current, conversion efficiency, control complexity, etc.
The synchronization modulation method introduced in Reference [8] is the simplest scheme used for double-switch buck-boost converter, the driving pulses of $S_1$ and $S_2$ are in phase and the duty cycles of the two driving pulses are the same in this method. Though the synchronization modulation method is very convenient in implementation, the inductor ripple current, average currents, and the inductor magnetic core loss are relatively high. A large inductor can be adopted to suppress the inductor ripple current in this condition, however, this might cause unexpected impact on power density and cost. The interleaved modulation method that is proposed in Reference [9] can result in a much lower inductor ripple current, in contrast to the synchronization method, the switching signals have the same duty cycles and there is $180^\circ$ phase shifting between the driving signals of $S_1$ and $S_2$. Furthermore, due to the direct power transmission mode in this method, the conversion efficiency of double-switch buck-boost converter can be enhanced accordingly by using interleaved modulation scheme [10]. Although the inductor ripple current using this modulation method can be significantly reduced, and the conversion efficiency can be enhanced too, the inductor average current is still relatively high as same as that using the synchronization modulation method. This issue becomes more and more prominent when the input voltage is relatively low that will cause a larger inductor average current and power losses.

The combined control strategy proposed in References [11–15] has relatively higher conversion efficiency and lower inductor average current compared to the interleaved and synchronization modulation methods. In this method, there are two separated buck and boost work modes, while only one operating mode is active at a time depends on the relationship between the value of input voltage and output voltage. For example, the boost work mode is active when the output voltage is higher than the input voltage, and in this mode, $S_1$ is in on state and $S_2$ is controlled using PWM scheme to get desired output voltage. The buck mode will be triggered when the output voltage is lower than the input voltage, in this case, $S_1$ is controlled using PWM scheme, while $S_2$ is always in off state. This control method is beneficial to obtain relatively low inductor average current and high power conversion efficiency, however, additional control logic and compensation methods are required to guarantee smooth switching between buck and boost modes [16,17], which means that the control system has the ability to adapt the change of input and output voltage without an intense transient state process. Furthermore, since the small signal models for inductor current and output voltage control system design in buck and boost modes are completely different, an increase in the complexity of the controller design will occur. In References [18–20], the uncertainty and disturbance estimator (UDE)-based control methods are utilized for the bidirectional noninverting buck-boost converter with multimode operation. Particularly, as in Reference [19], the tradeoff between tracking and disturbance rejection is investigated under finite control bandwidth constraints, and design guidelines are presented to achieve optimal performance in disturbance rejection. In Reference [20], the guidelines for UDE-based controllers design under typical actuator constraints are revealed, since the desired phase margin will decrease the available control bandwidth, the tradeoff between tracking and disturbance rejection will then become more conservative accordingly. However, in the mentioned UDE-based control method, the differential operation of the state variable is inevitable.

![Figure 1. Topology of double-switch buck-boost converter.](image-url)
The LADRC method has capacity to tolerate model deviation and it possesses an inherent disturbance rejection ability which are useful for control system design [21]. The external interferences, parameter perturbations, and impacts of model deviations can all be processed as a generalized disturbance in this method [22]. The generalized disturbance, as well as the state variables, can be observed by employing the closed loop linear extended state observer technique (LESO) proposed in References [23,24]; the control signal can be synthesized by utilizing the estimated signals. In such a system, the negative impacts of external disturbance and model deviation can be effectively compensated if the generalized disturbance and state variables can be observed accurately by LESO [25,26].

In this study, a unified current control plant is derived for inner current loop design in different control modes, the LADRC method is employed to improve the dynamic control performance of a double-switch buck-boost (DSBB) converter, and realize a smooth transition between the two separated operating modes of DSBB converter. Compared to traditional combined control method, there is no need for developing a complex logic to determine the work mode and the corresponding controller of DSBB converter. This paper is organized in five sections. The principle of the proposed modulation scheme, performance analysis and the small signal model for the double-switch buck-boost converter are discussed in Section 2. The proposed control system scheme is presented in Section 3. The control system design, simulation, and experimental results are given in Section 4. Finally, the conclusions are drawn in Section 5.

2. Topology, Modulation Method and Modeling

2.1. Principles of the Proposed Scheme

The topology of the DSBB converter is shown in Figure 1, in this figure, \( v_{in} \) and \( v_{o} \) are the input and output voltages, respectively. \( i_L \) is inductor current, \( i_o \) is output current, and \( R_L \) is load resistor. In combined modulation method, if \( v_{in} > v_{o} \), \( S_1 \) is active in PWM mode and \( S_2 \) is in the OFF state, and the converter behaves like a buck converter; otherwise, \( S_2 \) is active in PWM mode and \( S_1 \) is always in the ON state, and the converter acts as a boost converter.

In Figure 1, the duty cycles, \( d_1 \) and \( d_2 \) of \( S_1 \) and \( S_2 \), respectively, are defined as (1).

\[
\begin{align*}
  d_1 &= d + c \\
  d_2 &= d - c
\end{align*}
\]  

(1)

In (1), \( d \) is a variable outputted by controller and \( c \) is a fixed offset value. It is assumed that \( d_1 \) and \( d_2 \) have the same upper and lower limits given by (2).

\[
\begin{align*}
  d_{\min} &\leq d_1 \leq d_{\max} \\
  d_{\min} &\leq d_2 \leq d_{\max}, \quad (d_{\min} + d_{\max} = 1)
\end{align*}
\]  

(2)

In this paper, if the value of \( d_1 \) or \( d_2 \) is higher than \( d_{\max} \) (e.g., 98%), then the corresponding switch will be always turned on, while if \( d_1 \) or \( d_2 \) is lower than \( d_{\min} \) (e.g., 2%), then \( S_1 \) or \( S_2 \) will always be turned off. This practical duty cycle limitation is applied to avoid very narrow pulse, and guarantee reliable switching of \( S_1 \) and \( S_2 \).

For (2), if the values of \( d_1 \) and \( d_2 \) are out of their boundaries, the inequalities (3) and (4) will be artificially adopted in actual digital control system through very simple comparison. For example,
if \( d_1 > d_{\text{max}} \), then the value of \( d_1 \) will be set to a number larger than the one in the control system meaning that \( S_1 \) is always in the ON state.

\[
\begin{align*}
\{ \\
1. & \quad d_1 \geq 1, \text{ if } d_1 > d_{\text{max}} \\
2. & \quad d_2 \geq 1, \text{ if } d_2 > d_{\text{max}} \\
3. & \quad d_1 \leq 0, \text{ if } d_1 < d_{\text{min}} \\
4. & \quad d_2 \leq 0, \text{ if } d_2 < d_{\text{min}}
\end{align*}
\]

Considering the aforementioned duty cycle limitation conditions in (2), there are three operation regions can be defined for the DSBB converter using combined control method. As shown in Figure 2, \( v_{\text{inmin}} \) and \( v_{\text{inmax}} \) are the minimum and the maximum values of the input voltage respectively, the upper boundary of the shadow area is \( v_o/d_{\text{max}} \), and the lower boundary of the shadow area is \( v_o d_{\text{max}} \).

![Figure 2. Operation regions of double-switch buck-boost (DSBB) converter and boundaries.](image)

In this figure, if \( v_o/d_{\text{max}} \leq v_{\text{in}} \leq v_{\text{inmax}} \) (as the zone denoted by A), the DSBB converter should work in buck mode, in this case, \( S_1 \) is operated under PWM control, while \( S_2 \) is always in the OFF state. Assuming the inductor, \( L \) is in continuous conduction mode, and (5) should be satisfied in this condition.

\[
\begin{align*}
\frac{v_o}{v_{\text{inmax}}} \leq d + c & \leq d_{\text{max}} \\
d - c & \leq 0, \quad (d - c < d_{\text{min}})
\end{align*}
\]

Combining the two inequalities in (5), a constraint condition for \( c \) can be obtained as (6).

\[
c \geq \frac{v_o}{2v_{\text{inmax}}} 
\]

Similarly, if \( v_{\text{inmin}} \leq v_{\text{in}} \leq v_o d_{\text{max}} \) (as the zone denoted by B), the DSBB converter should work in boost mode, and supposing that the inductor is also in continuous conduction mode, (7) should be satisfied in this condition.

\[
\begin{align*}
\{ \\
1. & \quad d_{\text{min}} \leq d - c \leq 1 - \frac{v_{\text{inmin}}}{v_o} \\
2. & \quad d + c \geq 1, \quad (d + c > d_{\text{max}})
\end{align*}
\]

In this case, another limitation condition of \( c \) can be deduced as in (8).

\[
c \geq \frac{v_{\text{inmin}}}{2v_o} 
\]

The shadow area \( (v_o d_{\text{max}} < v_{\text{in}} < v_o/d_{\text{max}}) \) denoted by C is a transitional zone. In this zone, \( S_1 \) and \( S_2 \) are always kept in the ON and OFF states, respectively.

\[
\begin{align*}
\{ \\
1. & \quad d + c \geq 1, \quad (d + c \geq d_{\text{max}}) \\
2. & \quad d - c \leq 0, \quad (d - c \leq d_{\text{min}})
\end{align*}
\]
Since the buck and boost converter all have nonlinear properties, the small signal modeling method and the transfer functions in different work modes should be formulated for control system design. Therefore, the value of $d_{\text{max}}$ is hoped as large as possible while the two switches, $S_1$ and $S_2$ can work well in practices.

In this paper, $S_1$ and $S_2$ are switched sharing the same carrier wave with combined control scheme, the double-switch buck-boost converter can be controlled to operate in any zone in Figure 2 automatically without any additional logic judgement to determine the work mode or the corresponding control method.

2.2. Small Signal Model

Control-oriented models are addressed in this section for output voltage and inductor current based dual-loop control system design. The converter should be operated in buck and boost modes, and the transfer functions in different work modes should be formulated for control system design. Since the buck and boost converter all have nonlinear properties, the small signal modeling method is adopted in this paper. The switching modes of double-switch buck-boost converter are shown in Figure 3. In Figure 3, (a) and (b) are in buck mode and (c) and (d) are in boost mode. $T_s$ represents the switching period.

![Switching modes of double-switch buck-boost converter](image)

**Figure 3.** Switching modes of double-switch buck-boost converter. (a) Buck mode, $S_1$ ON and $S_2$ OFF in $(d + c)T_s$, (b) buck mode, $S_1$ OFF and $S_2$ OFF in $(1 - d - c)T_s$, (c) boost mode, $S_1$ ON and $S_2$ ON in $(d - c)T_s$, and (d) boost mode, $S_1$ ON and $S_2$ OFF in $(1 - d + c)T_s$.

In buck mode, (12) can be obtained using Figure 3a,b.

$$
\begin{aligned}
\left\{ \begin{array}{l}
L \frac{di}{dt} &= (d + c)v_{\text{in}} - v_o \\
C \frac{dv_o}{dt} &= i_L - \frac{v_o}{R_L}
\end{array} \right.
\end{aligned}
$$

In boost mode, (13) can be obtained using Figure 3c,d.

$$
\begin{aligned}
\left\{ \begin{array}{l}
L \frac{di}{dt} &= v_{\text{in}} - (1 - d + c)v_o \\
C \frac{dv_o}{dt} &= (1 - d + c)i_L - \frac{v_o}{R_L}
\end{array} \right.
\end{aligned}
$$

(10) can be derived from (9).

$$
c \geq 0.5
$$

Therefore, (11) can be deduced by combining (6), (8), and (10).

$$
1 > c \geq \max \left( \frac{v_o}{2v_{\text{inmax}}}, \frac{v_{\text{inmin}}}{2v_o}, 0.5 \right) = 0.5
$$

From (11), it can be concluded that the value of duty cycle offset, $c$, can be selected regardless of the values of $v_{\text{in}}$, $d_{\text{max}}$, and $d_{\text{min}}$ in combined control method of DSBB converter. However, the width of the shadow area in Figure 2 is defined by the values of $d_{\text{max}}$ and $d_{\text{min}}$, which means that the control accuracy is degraded when the value of input voltage is close to the output voltage. Therefore, the value of $d_{\text{max}}$ is hoped as large as possible while the two switches, $S_1$ and $S_2$ can work well in practices.
By introducing small signal disturbance, $\tilde{i}_L$, $\tilde{v}_o$, $\tilde{v}_{in}$, and $\tilde{d}$, of $i_L$, $v_o$, $v_{in}$, and $d$, respectively, the small signal model of the converter operated in buck and boost mode can be expressed in (14) and (15), respectively. $V_{in}$ and $V_o$ are the steady state values of $v_{in}$ and $v_o$ respectively.

By defining $K_N = \frac{V_{in} + V_o}{2}$

the first equation in (14) and (15) can be integrated as (17):

$$L \frac{d\tilde{i}_L}{dt} = K_N \tilde{d} + \tilde{f}$$

where,

$$\tilde{f} = \begin{cases} (D + c)\tilde{v}_{in} - \tilde{v}_o + (V_{in} - K_N)\tilde{d} \quad \text{Buck mode} \\ \tilde{v}_{in} - (1 - D + c)\tilde{v}_o + (V_o - K_N)\tilde{d} \quad \text{Boost mode} \end{cases}$$

From control point of view, if $\tilde{f}$ is taken as a disturbance and it can be properly compensated by inductor current control system, then the DSBB converter in buck and boost modes has the same inductor current control plant as shown in (19). $s$ is the Laplace operator.

$$G_{id} = \frac{\tilde{i}_L}{\tilde{d}} \bigg|_{\tilde{f}=0} = \frac{K_N}{sL}$$

From (14), the transfer function $\tilde{i}_L$-to-$\tilde{v}_o$ in buck mode can be deduced as (20).

$$G_1 = \frac{\tilde{v}_o}{\tilde{i}_L} = \frac{R_L}{sCR_L + 1}$$

Similarly, the transfer function of $\tilde{i}_L$-to-$\tilde{v}_o$ in boost mode can be formulated in (21) using (15).

$$G_2 = \frac{\tilde{v}_o}{\tilde{i}_L} = \frac{R_L(1 - D + c) - \frac{Ls}{1 - D + c}}{sCR_L + 2}$$

3. Control Strategy for DSBB

3.1. LADRC Based Current Control Loop

As shown in (17), $\tilde{d}$ is control signal for inner current loop and $\tilde{f}$ can be considered as a generalized disturbance that is associated with both inner and outer variable factors of the inductor current control systems (e.g., the value of input/output voltage, operating point related steady state value of $D$, uncertain dynamic caused by work mode transition, etc.). In practical situations, $\tilde{f}$ is usually unknown and cannot be directly measured. Therefore, LESO is adopted to evaluate it as well as the other relevant state variables in the LADRC method.

$x = \begin{bmatrix} \tilde{i}_L & \tilde{f} \end{bmatrix}^T$ is selected as the state vector, the augmented state space model is formulated by (22)
where,

\[
\begin{align*}
A &= \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \\
B^T &= \begin{bmatrix} K_N & 0 \end{bmatrix} \\
E^T &= \begin{bmatrix} 0 & 1 \end{bmatrix} \\
C &= \begin{bmatrix} 1 & 0 \end{bmatrix}
\end{align*}
\]  

(23)

The LESO is constructed by (24):

\[
\begin{align*}
\dot{z} &= Az + Bu + L(y - \hat{y}) = Az + Bu + L(y - Cz) \\
\hat{y} &= Cz
\end{align*}
\]  

(24)

In (24), \( z = \begin{bmatrix} z_1 & z_2 \end{bmatrix}^T \) is estimated vector of \( x \) and \( L \) is the observer gain.

Since \( \hat{f} \) is unknown and it can be estimated through the correction in (24), \( \hat{f} \) is omitted in (24).

By defining \( \omega_c = \begin{bmatrix} \tilde{d} & \tilde{i}_L \end{bmatrix}^T \), (24) can be rewritten as (25).

\[
\begin{align*}
\dot{z} &= \begin{bmatrix} A - LC & B L \end{bmatrix} \omega_c \\
y_c &= z
\end{align*}
\]  

(25)

In (25), the observer gain, \( L \) can be designed using the pole placement method proposed in [22].

\[
L = \begin{bmatrix} 2\omega_{oc} & \omega_{oc}^2 \end{bmatrix}^T
\]  

(26)

where, \( \omega_{oc} \) is the equivalent bandwidth of the observer.

Assuming \( \tilde{f} \) can be accurately observed (\( z_2 = \tilde{f} \)), and \( \tilde{d} \) can be expressed as (27).

\[
\tilde{d} = \frac{u_c - z_1}{K_N} = \frac{u_c - \hat{f}}{K_N}
\]  

(27)

Then according to (17), the inductor current control system will be simplified to a simple integrator system shown in (28).

\[
\dot{i}_L = u_c
\]  

(28)

where, \( u_c \) is the output of controller, and it can be proposed as (29).

\[
u_c = K_{pc}(i_{Lr} - z_1)
\]  

(29)

where, \( i_{Lr} \) is inductor current reference signal outputted by voltage controller. In (29), it can be seen that \( u_c \) represents a proportional controller (\( K_{pc} \) is the controller parameter). The closed-loop transfer function of the inductor current control system, \( G_{CL} \), can be formulated as (30) which is obtained by substituting (29) into (28).

\[
G_{CL} = \frac{K_{pc}}{s + K_{pc}} \quad (K_{pc} = \omega_c)
\]  

(30)

In (30), \( \omega_c \) represents equivalent control bandwidth of the closed-loop inductor current control system with LADRC method. Theoretically, since \( G_{CL} \) is a first order system, there is no overshoot in inductor current dynamic process, that means smooth current change can be guarantee in transient state process (there are no intense oscillations). Also, it can be concluded from (30) that the steady state error is eliminated in the inductor current closed-loop control system (when \( s = 0 \); the unity gain is obtained in (30)) by utilizing (29) as the control law. Furthermore, the closed-loop control
performance of the current control system is completely determined by the controller parameter \( K_{pc} \) regardless of the model parameters and steady state work point. This is a prominent characteristic of the LADRC method. \( (\omega_c, \omega_{oc}) \) are the adjustable LADRC parameters. Since the LADRC method is observer-based, the bandwidth of the observer should be kept sufficiently higher than the bandwidth of the control system to realize effective compensation. Therefore, the ratio, \( \alpha_c = \omega_{oc}/\omega_c \), can be selected in the range of \((2, 10)\) in practical applications [27] (in fact, \( \alpha_c \) can be larger than 10 depending on the calculation capability of digital control system), generally, a high value of \( \alpha_c \) is beneficial to improve the accuracy of observed values.

3.2. Consideration of Voltage Control Loop

Once the LADRC based inner current control loop is completed, outer voltage control loop design can be performed. Since the DSBB converter possesses the same inner current loop both in buck and boost modes in this paper, the voltage control design can be significantly simplified in practices. The voltage control plant, \( G_{vp} \), can be expressed as (31).

\[
G_{vp} = \begin{cases} 
G_{cl}G_{1}, & \text{Buck mode} \\
G_{cl}G_{2}, & \text{Boost mode}
\end{cases}
\]  

(31)

It can be seen in (20) and (21) that the transfer functions of \( \tilde{i}_L \)-to-\( \tilde{v}_d \) in buck and boost modes are all first order system. Though \( G_2 \) has a right half-plane zero that makes it to be a non-minimum phase system, as long as the inner inductor current control system can be stabilized and has desired performance, a proper voltage controller (e.g., the control bandwidth of voltage loop is usually lower than that of current loop in microgrid applications [28]) can always be designed to adopt the two separate work modes.

Generally, the cross frequency of voltage control loop should be lower than the corresponding frequency of non-minimum phase zero, \( R_L(1 - D + c)^{2}/L \) in \( G_2 \) to guarantee sufficient phase margin of the voltage control loop. The dual loop control scheme developed for controlling DSBB converter is shown in Figure 4. As shown in Figure 4, the small rectangular shadow area represents the inductor current control plant according to (17). \( V_m \) is the peak value of sawtooth carrier wave. \( 1/V_m \) is a simplified modulator model. \( G_j \) \((j = 1, 2)\) represents the transfer function shown in (20) and (21). The large rectangle area denotes the plant of outer voltage control loop. \( H_v \) is the voltage controller that is can be designed using frequency domain method to guarantee stability and control performance with different \( G_j \).

Moreover, the value of \( b_0 \) in the control block diagram can be initialized as \( b_0 = K_N \) to cancel the negative impact of disturbance, \( f \) ideally. However, since \( b_0 \) is an adjustable parameter in LADRC method, it can be used to modify the control performance according to practical requirements. Generally, a lower value of \( b_0 \) is beneficial to get shorter transient state time; however, too small a value of \( b_0 \) might cause instability issues.
4. Simulation and Experimental Results

In order to verify the theoretical analysis and design method of the proposed modulation and control method, a simulation model of DSBB converter is developed using MATLAB/Simulink (2016b, MathWorks, Natick, MA, USA), and the main parameters of the simulation model are listed in Table 1.

Table 1. Simulation and experimental parameters.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Name</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>(v_{in})</td>
<td>Input DC voltage</td>
<td>60 V–150 V</td>
</tr>
<tr>
<td>(v_o)</td>
<td>Nominal output voltage</td>
<td>100 V</td>
</tr>
<tr>
<td>(L)</td>
<td>Inductor</td>
<td>1 mH</td>
</tr>
<tr>
<td>(C)</td>
<td>Filter capacitance</td>
<td>1100 μH</td>
</tr>
<tr>
<td>(R_L)</td>
<td>Adjustable load resistor</td>
<td>10 Ω–100 Ω</td>
</tr>
<tr>
<td>(f_s)</td>
<td>Switching frequency</td>
<td>20 kHz</td>
</tr>
<tr>
<td>(V_m)</td>
<td>Peak value of carrier wave</td>
<td>8400</td>
</tr>
</tbody>
</table>

Using the parameters in Table 1, and selecting \(\omega_{pc} = 20,000 \text{ rad/s}, \omega_c = 7000 \text{ rad/s},\) and \(K_{pc} = 7000,\) the voltage controller is shown in (32).

\[
H_v = \frac{5.03 \times 10^5(s + 242.1)(s + 8867)}{s(s + 5.84 \times 10^4)(s + 9.88 \times 10^4)}
\] (32)

Figure 5a,b shows the corrected voltage control loop in buck mode (\(G_1\) is used) and boost mode (\(G_2\) is used), respectively. In order to examine stable control performance despite \(D\) and \(R_L\) changes. The Bode plots of the corrected voltage control loops in buck and boost modes are shown in Figure 5. As shown in Figure 5, the zero-crossing frequency is varied with the changes of \(D\) and \(R_L\) in boost mode. However, the both corrected voltage control loops are stable with the designed controller. In Figure 5b, bode curves denoted by arrows represent the boundaries of the design.

![Figure 5. The Bode plots of the closed loop voltage control: (a) buck mode and (b) boost mode.](image-url)

The simulation results are presented in Figure 6. The initial load is 100 W, an additional 1 kW sudden load is added at 0.5 s, and the corresponding voltage drop is \(~4\) V in this case. The input voltage, \(v_{in}\), changes from 50 V to 150 V at 0.25 s, and decreases to 60 V at 0.7 s. As shown in Figure 6a, there are a slight fluctuation (~0.5 V) in \(v_o\) at 0.25 s, and a voltage drop (~2 V) in \(v_o\) at 0.7 s. The inductor current, \(i_L\), and its observed value, \(z_1\), are shown in the bottom of Figure 6a for comparison, and it can be seen that \(i_L\) can be accurately observed by the proposed LESO in both steady state and transient state process.
The duty cycles, $d_1$ and $d_2$, and the corresponding driving signals, $u_s1$ and $u_s2$ used for $S_1$ and $S_2$, respectively, are given in Figure 6b. As it is desired that $d_1 > 1$ ($u_s1$ is always in ‘H’ state, $u_s2$ is in PWM mode, and the DSBB converter works in boost mode) when the input voltage, $v_{in}$, is lower than $v_0$. And $0 < d_1 < 1$ ($u_s1$ is in PWM mode, $u_s2$ is always in ‘L’ state, the DSBB converter works in buck mode) when $v_{in}$ is higher than $v_0$. The change of $d_2$ is different from that of $d_1$, and it is less than zero ($u_s2$ is in ‘L’ state), when $v_{in} > v_0$, while $0 < d_2 < 1$ ($u_s2$ is in PWM mode), if $v_{in} < v_0$.

The effectiveness of the proposed method is validated by developing a hardware test circuit shown in Figure 7. Two modules of IGBT (Insulated Gate Bipolar Transistor, FF200R12KT4) are used to constitute the power circuit of the converter; the driving pulses for the two IGBTs are produced by 2SD106AI modules. The inductor current, $i_L$, and the output voltage, $v_o$, of the double-switch buck-boost converter are measured by current sensor LA25-P (LEM, Geneva, Switzerland), and voltage sensor LV25-PSP2 (LEM, Geneva, Switzerland), respectively. The ARM microcontroller STM32F407IGT6 (STMicroelectronics, Geneva, Switzerland), with a 168 MHz clock frequency, was adopted to perform the developed control scheme. The DC input voltage, $v_{in}$, is produced by a rectifier with adjustable AC input voltage supplied by a three-phase autotransformer connected to the grid. The experimental parameters are identical to the values listed in Table 1.

![Figure 6](image_url) **Figure 6.** The simulation results: (a) Input/output voltage and current and (b) duty cycles and driving signals.

![Figure 7](image_url) **Figure 7.** Experiment hardware circuit.
The experiment results are shown in Figures 8–10. Figure 8a,b shows the steady state waveforms when \( v_{\text{in}} < v_o \) (\( v_{\text{in}} = 60 \, \text{V} \)) and \( v_{\text{in}} > v_o \) (\( v_{\text{in}} = 150 \, \text{V} \)), respectively, and the load power is \(~420 \, \text{W} \) \( (i_o \approx 4.2 \, \text{A}) \). In Figure 8a, since \( v_{\text{in}} < v_o \), the driving signal of \( S_1, u_s1 \), is always in the ‘H’ state, and \( S_2 \) switches in PWM mode, which is similar to that shown in Figure 6b; the converter works in boost mode. While if \( v_{\text{in}} \) is risen up to 150 V in Figure 8b, the converter enters in buck mode, \( S_1 \) is switching in PWM mode, and the driving signal of \( S_2, u_s2 \) is kept in ‘L’ state. These experiment results are consistent with previous analysis. The experiment results about dynamic test in buck and boost mode are shown in Figure 9. As shown in Figure 9a, the input voltage \( v_{\text{in}} = 60 \, \text{V} \), the initial load power is \(~420 \, \text{W} \), and increases to \(~990 \, \text{W} \) suddenly and is then reduced to 420 W again. Though there are voltage fluctuations in \( v_o \), the amplitude of these voltage fluctuations is not significant (~6 V in both load power adding and reducing cases). Since the input voltage is increased to 150 V, the voltage undershoot and voltage overshoot in Figure 9b become more lower than in Figure 9a. These experiment results manifest that the proposed control method can meet the desired dynamic control performance requirement with proper design.

(a)

(b)

**Figure 8.** Experiment results in steady state: (a) \( v_{\text{in}} < v_o \) (boost mode) and (b) \( v_{\text{in}} > v_o \) (buck mode).
Figure 9. Experiment results of the dynamic test: (a) $v_{in} < v_o$ (boost mode) and (b) $v_{in} > v_o$ (buck mode).

Figure 10 presents the experiment results for work mode transition test. In Figure 10a, the initial input voltage, $v_{in}$ is ~60 V, and the initial load power is ~420 W, $v_{in}$ is increased from 60 V to ~150 V within 400 ms (the converter is changed from boost mode to buck mode) by regulating the autotransformer, it can be seen that there is almost no any fluctuation in $v_o$ and $i_o$, the inductor current, $i_L$, is decreased from ~7.4 A to 4.5 A. The transition process is very smooth. In Figure 10a, the driving signals in the black rectangles are zoomed in and shown in the bottom of this figure, it can be seen that $S_1$ and $S_2$ are turned on and turned off alternately to keep the output voltage at desired value in the transition process, duty cycle limitations given in (2) are necessary to avoid very short turned on and turned off time to guarantee reliable operation of the switching devices. The corresponding experiment result of work mode transition from buck mode to boost mode is shown in Figure 10b, in this case, the input voltage is reduced from ~150 V to 60 V, the inductor current is increased from ~4.5 A to 7.4 A, and the output voltage, $v_o$, and output current, $i_o$, are also kept constant without any heavy transient changes.
5. Conclusions

In order to address the issues of relatively complex logic judgment and control system design procedures of DSBB converter with combined control strategy, a duty cycle offset-based modulation method was developed that can be used to realize automatic work mode switching without using the information of input voltage. Furthermore, practical duty cycle boundaries are considered to guarantee reliable operation of power devices, and an additional work mode is defined accordingly. The LADRC method is introduced to develop the inner inductor current control loop; the model deviation between buck and boost modes was taken as a generalized disturbance to derive a unified current control plant. The generalized disturbance is defined as a state variable and observed by the LESO which is utilized to synthesize the control signal. In this method, the bandwidth of the LESO should be sufficiently higher than the equivalent control bandwidth to guarantee the generalized disturbance can be accurately observed, therefore, the desired current closed-loop control performance can be independent of specific work mode and external disturbance.

The effectiveness of the proposed method is validated in this paper, the simulation, and experimental results revealed that the DSBB converter can be controlled to work in buck or boost work mode automatically according to changes in input voltage using the proposed modulation scheme. The control system design of the DSBB converter with combined control strategy can be significantly simplified.

---

**Figure 10.** Experiment results of work mode transition: (a) from boost mode to buck mode and (b) from buck mode to boost mode.
**Author Contributions:** Conceptualization, J.Y., W.F., and L.Y.; Validation, W.F., J.Y., and M.L.; Writing—Original Draft Preparation, J.Y. and L.Y.; Writing—Review & Editing, B.F., J.Y., and M.L.

**Funding:** This work is sponsored by the National Natural Science Foundation of China (No. 51479042 and No. 51761135013) and the Fundamental Research Funds for the Central Universities of China (No. HEUCFG201822).

**Conflicts of Interest:** The authors declare no conflicts of interest.

**References**


