Fixed Switching Frequency Digital Sliding-Mode Control of DC-DC Power Supplies Loaded by Constant Power Loads with Inrush Current Limitation Capability

Abdelali El Aroudi *, Blanca Areli Martínez-Treviño and Enric Vidal-Idiarte and Angel Cid-Pastor

Departament d’Enginyeria Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, Av. Països Catalans, No. 26, 43007 Tarragona, Spain; blancaareli.martinez@urv.cat (B.A.M.-T.); enric.vidal@urv.cat (E.V.-I.); angel.cid@urv.cat (A.C.-P.)

* Correspondence: abdelali.elaroudi@urv.cat; Tel.: +34977558522

Received: 13 February 2019; Accepted: 12 March 2019; Published: 19 March 2019

Abstract: This paper proposes a digital sliding-mode controller for a DC-DC boost converter under constant power-loading conditions. The controller has been designed in two steps: the first step is to reach the sliding-mode regime while ensuring inrush current limiting; and the second one is to move the system to the desired operating point. By imposing sliding-mode regime, the equivalent control and the discrete-time large-signal dynamic model of this system are derived. The analysis shows that unlike with a resistive load, the boost converter under a fixed-frequency digital sliding-mode current control with external voltage loop open and loaded by a constant power load, is unstable. Furthermore, as with a resistive load, the system presents a right-half plane zero in the control-to-output transfer function. After that, an outer controller is designed in the z-domain for system stabilization and output voltage regulation. The results show that the system exhibits good performance in startup in terms of inrush current limiting and in transient response due to load and input voltage disturbances. Numerical simulations from a detailed switched model are in good agreement with the theoretical predictions. An experimental prototype is implemented to verify the mathematical analysis and the numerical simulation, which results in a perfect agreement in small-signal and steady-state behavior but also in a small discrepancy in the current limitation due a small propagation delay. Some efficient solutions have been proposed to mitigate the inrush current in the experimental results.

Keywords: DC-DC converters; boost converter; constant power load (CPL); fixed switching frequency; sliding-mode control; inrush current mitigation

1. Introduction

Many power systems call for a DC-DC multiconverter approach to provide various power and voltage forms [1–3]. Cascade connection of DC-DC converters arises in many industrial applications such as in modern electric vehicles (EV) [4,5], sea and undersea vehicles [6], and DC microgrids [7–10]. When the downstream converter in a two-stage cascade connection is tightly controlled to maintain an output voltage fixed on the load, it behaves as a constant power load (CPL) [1,11]. Other loads such as motor drives or electronic loads with tightly regulated controllers behave also as a CPL [11].

Figure 1 shows typical configurations of cascade connection of switching converter where CPL behavior may appear. CPLs exhibit a negative impedance behavior leading to a high risk of instability.
in this type of interconnection [1,11,12]. The control design of upstream DC-DC converters supplying constant power to the downstream converter becomes challenging due to the nonlinearity of the CPL.

![Diagram](attachment:image.png)

**Figure 1.** Power supply systems using a multiconverter approach where the CPL behavior may appear. (a) an upstream converter loaded by a downstream converter regulating a DC-DC or DC-AC motor drive; (b) an upstream converter supplying a tightly regulated downstream converter.

Several methods have been proposed to cope with the mentioned CPL instability. Passive damping added to one of the filter elements in the cascade connection of a voltage source, an LC filter, and a CPL is used in [13] to stabilize the system without requiring the modification of the source or the load control. An active damping method based on the insertion of a virtual resistor to compensate for the negative incremental impedance of the CPL is successfully employed in [14]. Feedback linearization is reported in [15] in the context of a medium voltage DC bus for power distribution on ships to compensate the nonlinearity introduced by the CPL. Active compensation has been also explored in the case of a source converter of boost type by using current-control mode to introduce damping into the system dynamics [16]. Also, the existence of a stable behavior in the cascade connection has been proved for elementary hard-switching converters acting as source converters and operating in open-loop and in discontinuous conduction mode [17]. In [18], a robust control approach has been considered for the elementary power electronics switching converters with a CPL. In [19] robust controller based on linear programming is proposed to regulate the output of buck converters loaded by another buck converter acting as a CPL. A comprehensive review of the compensation techniques for switching converters with CPL can be found in [20]. In the solutions based on linear controllers, the starting point is an unstable transfer function relating either the control-to-output voltage or the control to inductor current. The transfer function is unstable because it is derived by simple substitution of the resistive load corresponding to a conventional supplying case by the negative incremental resistance of the CPL. This substitution results in a negative value of the damping factor or, equivalently, in the existence of right half plane poles. The open-loop unstable transfer function of the power converter with CPL describes the dynamic behavior in the vicinity of the steady-state operating point. However, there is no steady-state in open-loop due to the unstable nature of the converter. For that reason, the steady-state values of the state variables required in the transfer function are the ones imposed by the closed-loop behavior of the system provided that an appropriate controller stabilizes the converter. However, in some cases, the hypothesis of stable closed-loop steady state is not achieved despite introducing some control loops. For example, the introduction of an analog inner current loop for the average value regulation of the inductor current stabilizes a boost converter with CPL but it fails in a buck converter with the same type of load as demonstrated in [3].

Conventional linear control methods when applied to switching converters with CPL have limited stability region in the vicinity of the open-loop operating point which does not even exist in most cases of switching converters with loaded by CPL. Sliding-mode control (SMC) is a large-signal time-domain analytical technique for controlling the dynamic behavior of switching systems [21,22] that has been applied in the power electronics field in the early 1980s [23]. The first step in designing a SMC is to select a switching manifold in the spate space to which the system trajectories must be conducted. For this, the error between a suitable output signal and its desired reference is forced to be zero by an
appropriate switching action. It could seem that any linear controller, properly designed, satisfies this control target naturally and that there is no need for a nonlinear SMC. However, SMC techniques result in reduced-order dynamics of the controlled system on the switching manifold in such a way that the error is zero not only in steady state as with linear controllers but also during transient provided that sliding-mode conditions are satisfied. In earlier works in this field, the typical choice for the controlling function $\sigma$ is a linear combination of the error of the variable to be controlled and its $r-$th time derivative [23,24]. The order $r$ of the derivation must be selected in such a way that the relative degree between the function $\sigma$ and the discontinuous square wave signal $u$ is equal to 1 for the sliding-mode conditions to be fulfilled [25]. In switching converters, it turns out to be that there is always an inductor current fulfilling this condition when it is used to construct the switching function $\sigma$ without using the derivative of the error signal. SMC technique has therefore been later evolved to the use of an inductor current to be the variable to be controlled either for current limiting [22,26] or for different control purposes such as current balancing in parallel connected interleaved converters [27], impedance matching in PV systems [28,29], power factor correction in AC-DC rectifiers [30] among others. This type of control, when applied to switching converters, normally leads to unacceptable high switching frequencies due to chattering phenomenon. This has been solved by using hysteresis comparators resulting in a switching function $\sigma$ to have a triangular shape with a variable switching frequency that can be adjusted by tuning the hysteresis width, but it will still be dependent on the operating point of the converter. This has motivated many studies aiming at solving this problem and getting limited and constant switching frequencies. In [25] it was shown that the modulation technique in switching converter under SMC is not necessarily of a variable frequency type such that using a hysteretic comparator and that their dynamics when they are under fixed-frequency strategies such as peak and valley current-mode control, can still be interpreted using SMC theory demonstrating that peak and valley current-mode control in switching converters are a kind of SMC regardless of the modulator used. Most of the existing works on using SMC in switching converters consider a linear resistive load. However, there are many cases in which the load is nonlinear. Some recent works consider loads containing nonlinear CPL. For instance, in [31], the authors use a variable frequency continuous-time SMC approach to regulate a boost converter feeding a CPL connected in parallel with a resistive load. An SMC-based fixed frequency pulse width modulation (PWM) approach is applied in [32] to boost converter supplying a pure CPL. In that work, the control law is derived by using a nonlinear switching surface. With the aim to improve the output voltage regulation, a linear term proportional to the voltage error was included in the same switching condition used in [10]. The control function used in that work contains a sign function inducing undesirable multiple pulsing or chattering due to an additional discontinuity in the system equations apart from the one induced naturally by the comparator. Moreover, a consistent performance evaluation in the whole operating range including the system response during startup and under parameter changes was not presented.

Most of the controllers used for switching converters were of analog nature although the final implementation is performed using digital platforms. Analog controllers are currently being substituted by digital controllers since the speed of computer hardware has increased exponentially in many industrial application fields. This increase in the processing speed has made it possible to sample and process control signals at very high frequencies. Digital control offers many advantages over analog control that explains the wide popularity in recent literature. However, most of existing digital controllers are based on emulation of analog controllers. Digital SMC (DSMC) is a direct approach offering the advantages of analog SMC combined with a fixed switching frequency operation.

The application of DSMC to the switching converters regulation has been always conditioned by the high switching frequency of the converters and the quasi-sliding effects caused by the sampling frequency [33,34] constraining the application to slow system variables [35] or to reduced switching frequency cases some of them eventually requiring a sophisticated digital hardware environment [32]. However, the application of predictive strategies has allowed the use of DSMC in the regulation of fast system variables as the inductor current operating at high switching frequencies [36]. Fixed frequency
DSMC technique has only very recently appeared in the power electronics field. The application of DSMC theory [37] has used first the discrete-time representation of the converters dynamics and subsequently has been used as a natural technique to analyze and to digitally implement SMC-based controllers with fixed-frequency PWM, which were validated in classical two-loop control strategies such as in [38,39] and in the synthesis of a discrete-time loss-free resistors for AC-DC PFC applications [40].

Fixed-frequency digital control of DC-DC converters with CPL has not been addressed as far as the authors are aware. Direct application of the results in [38], is not possible because the discrete-time model cannot be obtained in closed form without approximations. Here, a direct digital control design is provided by first deriving an approximate discrete-time model which is demonstrated to faithfully predict the dynamics of the exact switched system. A digital control design based on DSMC theory is proposed. For the verification of the proposed approach, the discrete-time sliding-mode controller of a boost converters loaded by a CPL is implemented using a digital signal processor (DSP).

The rest of this paper is organized as follows: In Section 2, the destabilizing negative impedance effect of the CPL are revisited. In Section 3, a discrete-time model of the boost converter loaded by a CPL, suitable for digital controller design, is derived. The digital control law that is based on current-mode control with constant current reference using discrete-time sliding-mode approach is derived in Section 4 demonstrating that the resulting system is unstable. Then, a two-loop control strategy is adopted in Section 5 where an outer voltage loop is added. Stability analysis of the closed-loop system is presented in Section 6. Thereafter, Section 7 presents simulation results illustrating the performance of the proposed control approach and illustrating the importance of working under sliding-mode regime for inrush current limitation. Experimental results are given in Section 8. The paper is summarized in the last section where concluding remarks are drawn.

2. The Destabilizing Effect Associated with the Negative Impedance Due to the CPL Behavior

CPLs do not exist in nature but their behavior arises in switching converters feeding either other downstream converters or motor drives. A block diagram of a CPL is shown in Figure 2a and its voltage-current characteristic is shown in Figure 2b. Often, the CPL model considered is a static nonlinear current sink whose power is constant. This is because an increase in the CPL voltage results in a decrease in its current and hence the product of both variables is kept constant [1,9,11,12]. The equation describing the current through a CPL in terms of the voltage across it is given by the following expression [14]:

\[
   i_o = \frac{P}{v_o}. \tag{1}
\]

![Figure 2](image-url) Instantaneous constant power load consisting of a nonlinear current sink. (a) Schematic circuit diagram of a CPL; (b) voltage-current characteristic showing a negative conductance/resistance.
In linear terms, the local resistance of the CPL can be obtained by linearizing the previous equation in the vicinity of an operating point \((V_o, P/V_o)\) established by the load converter or the motor drive system. Close to this operating point, a CPL can be described by the following linearized model [14]

\[
i_o \approx \frac{P}{V_o} + \frac{v_o - V_o}{R_o}.
\]

where \(R_o = \left(\frac{\partial i_o}{\partial v_o}\right)^{-1}\). Therefore, the model of the CPL in the vicinity of the operating point can be represented by a straight line that is tangent to the nonlinear hyperbolic curve at the operating point with a negative slope equal to \(R_o^{-1}\) in the voltage-current space. The equation for this line is given by (2). This model represents a current source \(I_o\) in parallel with the negative resistance \(R_o\) and these are given by the following equations:

\[
R_o = -\frac{V_o^2}{P}, \quad I_o = \frac{2P}{V_o}
\]

As a result, although the local resistance at a certain point is positive, the corresponding incremental resistance \(R_o\) is negative and this is known to produce instabilities to the system to which the CPL is connected [1,7,11]. As an example, consider the first-order nonlinear network depicted in Figure 3 which could represent an approximate circuit model for a boost converter under current-mode control and loaded by a CPL. The current at the input port is imposed to be the current limit \(I_{lim}\) and this port can be considered as a constant power source (CPS) whose power is totally delivered to the nonlinear network. This power source models how this ideal power transfer takes place from the input port to the output port.

From KCL, the equation describing the dynamic behavior of the network of Figure 3 can be written in the following form:

\[
C \frac{dv_o}{dt} = \frac{\delta P}{v_o},
\]

where \(\delta P = P_s - P\), \(P\) being the power of the CPL and \(P_s = V_s I_s\), the power delivered from the input voltage generator.

For this particular system, the response can be derived mathematically without linearization. Indeed, by making the change of variable \(x(t) = v_o^2(t)\), the previous equation can be expressed as follows:

\[
\frac{dx}{dt} = 2\frac{\delta P}{C},
\]

whose time-domain solution is given by the following expression:

\[
x(t) = x(0) + 2\frac{\delta P}{C}t,
\]
or equivalently in terms of the original state variable \( v_o \),

\[
v_o(t) = \sqrt{v_o^2(0) + 2\frac{\delta P}{C} t}
\]  

(7)

Three different cases arise depending on \( \delta P \). These are:

- \( \delta P > 0 \), the response is unbounded, and therefore the system is unstable.
- \( \delta P = 0 \), the response is bounded but present an infinite number of equilibria depending on the initial condition \( v_o(0) \). Indeed, in this case, one has \( v_o(t) = v_o(0) \) \( \forall t \).
- \( \delta P < 0 \), the response collapses at a certain time instant \( t_c \) given by

\[
t_c = -\frac{C}{2\delta P}x(0)
\]  

(8)

At this time instant, the voltage \( v_o \) across the CPL becomes zero and its current becomes infinite. For \( t > t_c \), no real solution exists for the network equation. Figure 4 shows the responses corresponding to the previous three different cases.

![Figure 4](image)

**Figure 4.** Response of the nonlinear electrical network of Figure 3. \( C = 20.8 \) \( \mu \)F. \( v_o[0] = v_g = 200 \) V. The current \( I_{lim} \) has been varied in the set \{4, 5, 6\} A to consider the cases \( \delta P = -200 \) W \( < 0 \) (\( I_{lim} = 4 \) A), \( \delta P = 0 \) (\( I_{lim} = 5 \) A) and \( \delta P = 200 \) W \( > 0 \) (\( I_{lim} = 6 \) A). The collapse time in the case of \( \delta P = -200 \) W \( < 0 \) is \( t_c \approx 2.1 \) ms in perfect agreement with (8).

3. Discrete-Time Modeling of a Boost Converter Loaded by a CPL

3.1. System Description

The results presented in this section and the sections coming later correspond to the boost converter depicted in Figure 5. However, the same approach can be applied to other converter topologies. The aim of the digital controller is to provide the suitable duty cycle for ensuring output voltage regulation and inducing sliding-mode regime in discrete-time. For that, the variables needed for the synthesis of the controller, are first converted into digital signals using analog-digital converters (ADC) at the rate of the sampling frequency and then processed by the controller. Selecting a proper sampling rate is important. Multi-sampling is a recently used approach in switching converters resulting in a sampling frequency larger than the switching frequency. This possibly will lead to unnecessarily overloading the digital processor. On the other hand, there are also some approaches using a sampling frequency shorter than the switching frequency. With this approach the controller
will possibly miss dynamics of the power stage downgrading the performance of the closed-loop system. In switching converters applications, the duty cycle is updated once per switching period, for acceptable performance, it is quite appropriate to select the sampling frequency equal to the switching frequency which lead to a good compromise between accuracy and computing efficiency.

\[ C_v o^+ - D_i o = p_{v o} S L i_L \]

\[ CPL \]

\[ v_{o} \]

\[ i_L \]

\[ D_a \]

\[ v_g \]

\[ v_{o}[n] \]

\[ d[n] \]

\[ u \]

\[ ADC \]

\[ v_{g}[n] \]

\[ ADC \]

\[ v_{o} \]

\[ v_{g} \]

\[ Digital \]

\[ Controller \]

\[ vo \]

\[ i_{o} = \frac{p_{v o}}{v_{o}} \]

\[ \text{Figure 5. Schematic circuit diagram of a boost converter with CPL.} \]

The regulation of the output voltage \( v_{o} \) is required since disturbances in the output power \( p \) and the input voltage \( v_{g} \) can take place. What is more, with CPL, closing the output voltage loop is also necessary for stabilizing the system since with voltage loop open it is unstable as will be shown later. The regulation can be accomplished by an outer voltage loop making the current reference \( i_{ref}[n] \) to be the output of this loop. Figure 6 shows a double-loop control scheme, which is used for output voltage regulation while performing current limiting. The voltage controller consists of two stages. Namely, a digital PI block to process the error \( \varepsilon[n] := V_{ref} - v_{o}[n] \) and a limiter to avoid that the current reference overpasses an admissible level. The current controller is based on a DSMC strategy to be described below. This controller together with the digital PWM (DPWM) directly provides the duty cycle of the driving signal \( u \) of the converter MOSFET. The auxiliary diode \( D_a \) in the power stage of Figure 5 is usually not present in the conventional DC-DC boost converter topology. It has been added to create a unidirectional path from the source to the load hence guaranteeing the condition \( v_{o} = v_{g} \) at the starting time and this helps to minimize the effect of the inrush current in the inductor as will be detailed later. It is worth noting that this condition is also required for the model of the load converter as a CPL to be valid. Indeed, the ideal static behavior of a CPL corresponds to the actual power absorbed by a converter acting as a load in a cascade connection with the source converter. However, while the tightly regulated load converter can be considered locally as a CPL for the source converter, this model is not valid for all the operating range of the interconnected system. In fact, the voltage drop across an ideal current sink (the CPL) is not defined unless there is some voltage applied to it. In [7], a small voltage limit is used as a threshold value for the load voltage to decide if an ideal static CPL behavior or an open circuit behavior must be used when performing numerical simulations. In cascaded converters, this voltage is the output of the source converter which cannot be tightly regulated in the case of a boost converter unless it is larger than the input voltage of the same converter. The requirement of output voltage at least equal to the input voltage in this converter can be easily met in the presence of the auxiliary diode \( D_a \) in the boost converter power stage as shown in Figure 5. This diode guarantees that \( v_{o} \geq v_{g} \forall t \) in a normal operation of the boost converter.
3.2. Discrete-Time Mathematical Modeling

The development of a digital controller using DSMC concepts is performed in a discrete-time state-space formulation. Hence, for DSMC design, a discrete-time model of the power stage is first needed. Due to the presence of the nonlinear CPL, such a model cannot be exactly obtained in closed form. This is because, in contrast to switching converters with linear loads, the differential equations of the system for each switch position are nonlinear and cannot be solved in closed form. To overcome this handicap, we deal with the problem approximately by discretizing the averaged model which can be written as follows

\[
\frac{di_L}{dt} = -\frac{v_g}{L} (1 - d) + \frac{v_g}{L}
\]

\[
\frac{dv_o}{dt} = -\frac{p}{Cv_o} + \frac{i_L}{C} (1 - d)
\]

(9)

(10)

where \(d\) is the duty cycle, all parameters and variables appearing in (9)–(10) can be identified in Figure 5. The key issue in the discrete model is the nonlinear differential Equation (10) associated with the dynamics of the capacitor in parallel with the CPL. The discrete-time model corresponding to this equation cannot be obtained in closed form. Different approaches can be used for obtaining an approximate discrete-time model. These are the Euler forward, Euler backward, and the Tustin (trapezoidal) methods [41]. For sufficiently small switching/sampling period, all these approximations yield similar results. For the sake of simplicity, let us choose the Euler forward approach for obtaining the discrete-time model. A discrete-time model can be obtained by approximating the continuous-time derivatives by their equivalent rate of change, hence assuming in the averaged model (9)–(10) that \(di_L/dt \approx (i_L[n+1] - i_L[n])/T\) and that \(dv_o/dt \approx (v_o[n+1] - v_o[n])/T\), where \(T\) is the switching/sampling period. The previous forward Euler approximation leads to the following discrete-time model of the system:

\[
i_L[n+1] = i_L[n] + \frac{T}{L} (v_g - v_o[n]) + \frac{T}{L} v_o[n] \frac{d[n]}{n}
\]

\[
v_o[n+1] = v_o[n] - \frac{T}{C} i_L[n] \frac{d[n]}{n} + \frac{T}{C} (i_L[n] - \frac{p}{v_o[n]})
\]

(11)

(12)

Notice that with a constant duty cycle value \(d[n] = D\) (open-loop operation), the coordinates of the equilibrium point are \(V_o = V_g/(1 - D)\) and \(I_L = P/V_g\), where \(P\) and \(V_g\) are the nominal values of the power \(p\) and the input voltage \(v_g\). It should be noticed that the steady-state inductor current, in contrast to the case of resistive load, inductor current coordinate of the equilibrium point does not depend on the operating duty cycle and is only imposed by the power \(P\) of the CPL and the input voltage \(V_g\). Moreover, the equilibrium point is unstable for all values of \(D \in (0, 1)\).

When sampling the state variables at the beginning of the switching cycle, depending on the modulation strategy, the samples in (11)–(12) can correspond to the peak values (leading-edge modulation), the valley values (trailing-edge modulation) or the average values (double-edge modulation). Here, a double-edge modulation will be used and the samples at the starting of each switching period will coincide with the averages.
3.3. Open-Loop Model Validation

We will show below that the approximate discrete-time model (11)–(12) is enough accurate for control design. The results from this model are compared with those from the circuit-level switched model implemented in PSIM® software. Figure 7 shows the samples of the capacitor voltage and the inductor current obtained from (11)–(12) and the waveforms of the same variables obtained from the switched model. As can be observed, there is a good agreement between the results and therefore (11)–(12) can be faithfully used for digital control purposes. Please note that the dynamics of the inductor current is accurately predicted, and that the approximation only induces a relatively small loss of accuracy in predicting the samples of the output capacitor voltage. The small deviation can be perfectly compensated by the controller imposing the closed-loop poles at a desired position.

![Comparison between the evolution of the state variables from the approximate discrete-time model and from the switched model implemented in PSIM® software.](image)

Figure 7. Comparison between the evolution of the state variables from the approximate discrete-time model and from the switched model implemented in PSIM® software. $V_g = 200\,V$, $T = 10\,\mu s$, $L = 326\,\mu H$ and $d[n] = D = 0.5$.

4. Digital Sliding-Mode Inner Loop Control Design

4.1. Large-Signal Model with Voltage Loop Open

Let $x = (i_L, v_o)^\top$ be the vector of the state variables of the power stage circuit. With the aim to control the samples of the inductor current $i_L[n]$ to their desired reference $i_{\text{ref}}[n]$, the following discrete-time sliding surface is used

$$
\Sigma = \{x|\sigma[n] := i_{\text{ref}}[n] - i_L[n] = 0\} \quad (13)
$$

When the voltage loop is open, the current reference $i_{\text{ref}}[n]$ is given in a fixed pattern i.e., without any feedback loop. Although this is a not a normal operation of the converter, the situation arises during startup while limiting the inrush current and the current reference remains constant at a certain constant limit $I_{\text{lim}}$ during this phase.

4.2. Equivalent Control

In a fixed-frequency DSMC of switching converters, the control variable $d[n]$ during a certain switching period is selected in such a way that the controlled variable is imposed to catch its reference one period later. Therefore, the duty cycle $d[n]$ is obtained by imposing the discrete-time sliding-mode condition $\sigma[n+1] = 0$ in (13) and solving for $d[n]$. In doing so, the following expression for the duty cycle (equivalent control) is obtained

$$
d_{\text{eq}}[n] = \frac{L(i_{\text{ref}}[n+1] - i_L[n])}{Tv_o[n]} + \frac{v_o[n] - v_g[n]}{v_o[n]} \quad (14)
$$
The value of the duty cycle is constrained within the interval (0, 1) and the effective expression of the duty cycle becomes

$$d[n] = \text{sat}(d_e[n])$$

(15)

where sat(·) stands for the saturation function defined by:

$$\text{sat}(x) = \frac{1}{2} (1 + |x| - |x - 1|)$$

(16)

The saturation will not take place whenever $0 < d_e[n] < 1$ requiring the following condition to be satisfied:

$$i_{\text{ref}}[n + 1] - \frac{T v_g[n]}{L} < i_L[n] < i_{\text{ref}}[n + 1] + \frac{T (v_o[n] - v_g[n])}{L}$$

(17)

At the initial time ($n = 0$) without the presence of the diode $D_a$, the previous constraints have no solutions and the system may have serious problems to startup. With initial conditions $i_L[0] = 0$ and $v_o[0] = v_g[0]$ (presence of diode $D_a$), the previous condition becomes

$$i_{\text{ref}}[1] < \frac{T v_g[0]}{L}$$

(18)

If the previous constraint is not fulfilled, the system can startup easily, but the duty cycle will be saturated during a few switching cycles.

4.3. Comparison with State-of-Art Digital Predictive Control

Before continuing our study on the DSMC of the boost converter loaded by a CPL, we will present a short comparison with the Digital Predictive Control (DPC) published in [42]. To make the comparison clear and easy to follow, let us consider that the current reference $i_{\text{ref}}$, the output voltage $v_o$ and the input voltage reference $v_g$ are constant ($v_o[n] = V_o$ and $v_g[n] = V_g \forall n \in \mathbb{N}$). Please note that these are the same operating conditions used in [42] when deriving the control law. The fixed-frequency DSMC will be later applied separately using the full-order model of a boost converter loaded by a CPL. When applied to the DC-DC boost converter, the duty cycle in the case of DPC is given by the following expression:

$$d[n] = 2D - d[n - 1] + \frac{L(i_{\text{ref}} - i_L[n - 1])}{TV_o}$$

(19)

Under the same conditions, from (14), the expression for the duty cycle (equivalent control in (14)) for the case of the DSMC becomes

$$d[n] = D + \frac{L(i_{\text{ref}} - i_L[n])}{TV_o}$$

(20)

where in both cases $D = (V_o - V_g) / V_o$ is the steady-state value of the duty cycle $d[n]$. There is a fundamental difference between the two control laws. While it can be observed that the duty cycle $d[n]$ synthesized by the fixed-frequency DSMC approach is generated according to a static control law in which, at a certain switching cycle, its value is given directly in terms of the samples of the state variables and parameters at the same cycle, it is not the case of (19) which describes a dynamic control law for synthesizing the duty cycle $d[n]$, hence increasing the total order of the system by one. The equivalent control law based on the DSMC is static and does not change the order of the system. In the DSMC case, the current reference $i_{\text{ref}}$ will be caught in one cycle by the inductor current $i_L[n]$ assuming the output voltage constant while with the DPC two switching cycles are needed for the reference to be reached by the inductor current under the same operating conditions. Indeed, by linearizing the closed-loop system corresponding to DSMC and DPC, both approaches correspond to a dead-beat response. Notice that in linear digital control theory, the dead-beat control consists of
finding the control law that when applied to a system, it brings the output to the steady state in several sampling cycles equal to the order of the system. To achieve this target, the control law places all the poles of the closed-loop transfer function at the origin of the $z$-plane.

Let $I_L$ and $D$ be the nominal steady-state values of $i_L[n]$ and $d[n]$ respectively. Let $i_L[n] = i_L[n] - I_L$, $d[n] = d[n] - D$. The linearized model of the closed-loop boost converter under the DSMC is given by:

$$\hat{i}_L[n+1] = 0$$ (21)

This is a 1-dimensional system with a pole at 0 and the current reference will be reached in one switching period. The linearized model of the closed-loop boost converter under the DPC is given by:

$$\hat{i}_L[n+1] = \hat{i}_L[n] + \frac{T}{L} V_o \hat{d}[n]$$ (22)
$$\hat{d}[n+1] = -\hat{d}[n] - \frac{L}{T V_o} \hat{i}_L[n]$$ (23)

The Jacobian matrix corresponding to the previous model can be expressed as follows:

$$J_p = \begin{pmatrix}
1 & \frac{T V_o}{L} \\
-\frac{L}{T V_o} & -1
\end{pmatrix}$$ (24)

The eigenvalues of $J_p$ are the closed-loop poles of the boost converter under the DPC and are both located at 0. Therefore, with this control, the current reference will be reached in two switching periods. The numerical simulations depicted in Figure 8 shows the inductor current responses of the system under the DPC and the DSMC in front of positive and negative step changes in the current reference $i_{\text{ref}}$ between 5 A to 10 A. For ease of comparison, only the dynamics of the inductor current is conserved while the output voltage was fixed to $V_o = 380$ V with $L = 326$ $\mu$H and $f_s = 100$ kHz and $V_g = 200$ V. These responses confirm the previous theoretical remarks about the dead-beat nature of the responses of the two control strategies.

![Figure 8](image)

**Figure 8.** Comparison between the inductor current response corresponding to the predictive control and the DSMC. Under the DSMC, the inductor current reaches its reference in one switching/sampling cycle. Under the predictive control, the inductor current reaches its reference in two switching/sampling cycles.

### 4.4. DSMC Design

To guarantee convergence of the trajectories of the system to the sliding surface $\Sigma$, the following reaching conditions must hold
\[
\sigma[n+1] \leq 0 \text{ if } \Delta \sigma[n] \geq 0 \tag{25}
\]
\[
\sigma[n+1] \geq 0 \text{ if } \Delta \sigma[n] \leq 0 \tag{26}
\]

where \(\Delta \sigma[n] := \sigma[n+1] - \sigma[n]\) is the increment in function variable \(\sigma[n]\) during one switching cycle which can be obtained as follows
\[
\Delta \sigma[n] = i_{\text{ref}}[n+1] - i_{\text{ref}}[n] + \frac{T}{L}((1 - d[n])v_o[n] - v_g[n]) \tag{27}
\]

Accordingly, (25)–(26) become as follows
\[
\frac{v_g[n] - (1 - d[n])v_o[n]}{L} \leq \frac{i_{\text{ref}}[n + 1] - i_{\text{ref}}[n]}{T} \leq \frac{v_g[n]}{L} \tag{28}
\]

The above inequalities mean that the reference current rate change must be bounded between the negative and the positive slopes of the inductor current during the charging and the discharging time intervals, respectively. In steady-state operation, these conditions are easily met. However, they can be violated during startup or during transient due to abrupt changes. The loss of sliding-mode operation could lead performance degradation manifested by either large overshoots or slow response.

When \(i_{\text{ref}}[n + 1] = i_{\text{ref}}[n]\) (either constant or \(T\)-periodic), (28) becomes \(0 \leq v_g \leq v_o\). In this case, starting from zero initial conditions and without the presence of the auxiliary diode \(D_a\) (See Figure 5), sliding condition will not be fulfilled at startup. With the presence of the auxiliary diode \(D_a\), the condition \(v_o = v_g\) is guaranteed from the beginning, the system starts in sliding-mode and immediately the system trajectory is constrained in the discrete sliding-mode domain defined by the constraint \(i_{\text{ref}}[n] = i_{\text{ref}}[n+1] = 0\). The worse cases take place when the duty cycle is saturated. For \(d[n] = 0\), \(\Delta \sigma[n] = \frac{L}{T}(v_o[n] - v_g[n]) \geq 0\) if \(v_o[n] \geq v_g[n]\) and \(\sigma[n + 1] \leq 0\). For \(d[n] = 1\), \(\Delta \sigma[n] = -\frac{L}{T}v_g[n] \leq 0\) and \(\sigma[n + 1] \geq 0\), which ensures the convergence to the switching surface. It will be shown later that at startup, the current reference could be saturated, the voltage loop becomes open and the resulting system is unstable making the voltage \(v_o\) to increase above \(v_g\) hence guaranteeing the sliding-mode condition. When the output voltage reaches the vicinity of its desired value, saturation disappears and the PI regulator starts regulating the output voltage to its desired value according to the imposed performance by the outer loop controller design.

4.5. Control-Oriented Full-Order Discrete-Time Small-Signal Model

As stated before, in linear terms, the current loop presents a dead-beat response under the fixed-frequency DSMC and the DPC. However, the interaction with other state variables can only be revealed by considering the full-order model of the system. The focus on this paper is on the DSMC. Similar procedures can be followed for studying the DPC.

By substituting the expression of the equivalent control (14) in (12) and imposing the discrete-time sliding-mode constraint \(i_L[n] = i_{\text{ref}}[n]\) imposed by (13), one obtains the following equation describing the output capacitor voltage \(v_o\) in the discrete-time domain
\[
v_o[n+1] = f_v(v_o[n], i_{\text{ref}}[n], i_{\text{ref}}[n+1], v_g[n], p[n]) \tag{29}
\]
where the function \(f_v\) is given by the following expression
\[
f_v(v_o[n], i_{\text{ref}}[n], i_{\text{ref}}[n+1], v_g[n], p[n]) = v_o[n] + i_{\text{ref}}[n]L(i_{\text{ref}}[n] - i_{\text{ref}}[n+1]) + T v_g[n] - T \frac{p[n]}{C v_o[n]} \tag{30}
\]

The equilibrium point of the discrete-time dynamical system described by (29)–(30) can be obtained by imposing \(v_o[n + 1] = v_o[n]\) and \(i_{\text{ref}}[n + 1] = i_{\text{ref}}[n]\) in the same equations. Imposing these constraints implies that \(v_o[n]\) takes an infinite value unless the current reference \(i_{\text{ref}}[n]\) is chosen to be exactly equal to \(p[n]/v_g[n]\). Indeed, this is the only inductor current value that correspond to a
balance between the input power delivered by the voltage source and the output power imposed by the CPL. Therefore, during startup and while the system is under inrush current limiting phase, it is feeding a CPL with a constant current different from the one that balances input and output powers in the system and this explains the output voltage divergence in a similar way to the first case of the nonlinear network of Section 2. It is worth noting that for inrush current limitation during startup, the converter will unavoidably work under this condition. The output voltage will collapse if the current reference is smaller than \( P/V_{g} \). This fact appears in a clear contrast with the case of resistive load for which the voltage reaches a finite value in steady state when the system is under pure current-mode control [38]. The case studied here is similar to the analog control based on the average inductor current regulation in a buck converter loaded by a CPL, which is still unstable after the introduction of the current control loop [3]. In both cases, the introduction of an outer voltage loop will contribute to the global stabilization of the system apart from ensuring output voltage regulation. It should also be noted that when an outer loop is added to stabilize the output voltage while establishing the current reference, this current will be imposed to be \( I_{\text{ref}} = P/V_{g} \) in steady state regardless the desired reference value \( V_{\text{ref}} \) of the output voltage \( v_{o} \).

Let \( V_{o} \) and \( I_{\text{ref}} \) be the nominal steady-state values of \( v_{o}[n] \) and \( i_{\text{ref}}[n] \) respectively. Let \( \hat{\theta}[n] = v_{o}[n] - V_{o}, \hat{p}[n] = p[n] - P, \hat{v}_{g}[n] = v_{g}[n] - V_{g}, I_{\text{ref}}[n] = i_{\text{ref}}[n] - I_{\text{ref}} \) the small deviations of the output voltage \( v_{o}[n] \), the input voltage \( v_{g}[n] \), the current reference \( i_{\text{ref}}[n] \) and the power \( p[n] \) with respect to their steady-state values \( V_{\text{ref}}, V_{g}, I_{\text{ref}} \) and \( P \) respectively. Therefore, the small-signal model of the system under current-mode control can be written as follows:

\[
\hat{\theta}_o[n + 1] = \frac{\partial f_v}{\partial v_o[n]} \hat{\theta}_o[n] + \frac{\partial f_v}{\partial i_{\text{ref}}[n]} \hat{i}_{\text{ref}}[n] + \frac{\partial f_v}{\partial v_g[n]} \hat{v}_g[n] + \frac{\partial f_v}{\partial p[n]} \hat{p}[n] + \hat{\varphi}_v[n] \tag{31}
\]

The different partial derivatives appearing in (31) are

\[
\frac{\partial f_v}{\partial v_o[n]} = 1 + \frac{T}{CV_o[n]} (P - I_{\text{ref}}V_{g}), \quad \frac{\partial f_v}{\partial i_{\text{ref}}[n]} = \frac{TV_{g} - LI_{\text{ref}}}{CV_o[n]}, \quad \frac{\partial f_v}{\partial v_g[n]} = \frac{TI_{\text{ref}}}{CV_o[n]}, \quad \frac{\partial f_v}{\partial p[n]} = -\frac{T}{CV_o[n]}
\]

With abuse of notation, let \( \hat{\theta}_{o}(z), \hat{\theta}_{g}(z), \hat{p}(z) \) and \( \hat{i}_{\text{ref}} \) be the z-transforms of \( v_{o}[n], v_{g}[n], p[n] \) and \( i_{\text{ref}} \) respectively.

Taking the z- transform of (31), the \( i_{\text{ref}} \)-to-\( v_{o} \), the \( v_{g} \)-to-\( v_{o} \) and the \( p \)-to-\( v_{o} \) small-signal transfer functions of the digital sliding current-mode-controlled boost converter with voltage loop open and supplying a constant power can be expressed as follows

\[
H_{i}(z) = \frac{\hat{\theta}_{o}(z)}{\hat{i}_{\text{ref}}(z)} = -R_{i} \frac{z - z_{c}}{z - z_{p}}, \tag{32}
\]

\[
H_{g}(z) = \frac{\hat{\theta}_{o}(z)}{V_{g}(z)} = \frac{I_{\text{ref}}T}{CV_{o}} \frac{1}{z - z_{p}}, \tag{33}
\]

\[
H_{p}(z) = \frac{\hat{\theta}_{o}(z)}{P(z)} = -\frac{T}{CV_{o}} \frac{1}{z - z_{p}}, \tag{34}
\]

where \( R_{i}, z_{c} \) and \( z_{p} \) are given by

\[
R_{i} = \frac{LI_{\text{ref}}}{CV_{o}}, \quad z_{c} = 1 + \frac{TV_{g}}{I_{\text{ref}}L}, \quad z_{p} = 1 + \frac{T}{CV_{g}^2}(I_{\text{ref}}V_{g} - P) \tag{35}
\]

The previous transfer functions represent the discrete-time small-signal model of the boost converter under an inner current control loop based on a DSMC strategy and can be used to design an
outer digital voltage control loop in the $z$–domain. Please note that the zero $z_c$ of the $i_{\text{ref}}$-to-$v_o$ transfer function $H_z(z)$ in (32) is outside the unit circle, which explains the well-known non-minimum phase characteristics of the control-to-output voltage transfer function in a boost converter. Also note that during the startup, the current reference $i_{\text{ref}}$ will be limited by an upper bound $I_{\text{lim}}$ which must be selected larger than the desired steady-state $P/V_g$, hence, the pole $z_p$ of the previous transfer functions is outside the unit circle, which corresponds to an unstable system. Therefore, any designed controller must stabilize the system while regulating the output voltage and exhibiting desired performance in terms of disturbance rejection and transient response.

5. Digital Control for Output Voltage Regulation

To ensure an output voltage regulation, an outer and slower control loop in cascade with the inner DSMC current loop must be added. This loop is designed in the $z$–domain based on the $i_{\text{ref}}$-to-$v_o$ transfer function $H_z(z)$ in (32) representing the small-signal model around a desired operating point. This second control loop will regulate the output voltage to a desired value $V_{\text{ref}}$. The steady-state current reference $I_{\text{ref}}$ will be equal to $P/V_g$ regardless the value of $V_{\text{ref}}$ as mentioned before. To stabilize the system, a two-loop control strategy will be used, hence the outer voltage loop provides the reference for the inner current loop. Let $\varepsilon[n] = V_{\text{ref}} - v_o[n]$ be the output voltage error. The current reference is updated from the output of a digital PI compensator as follows

$$i_r[n] = K_p\varepsilon[n] + q[n]$$  \hspace{1cm} (36)

where $q[n] = K_i\sum_{k=0}^{n} \varepsilon[k]$ is the discrete-time accumulative sum of the error voltage weighted by the integral gain $K_i$ being $K_p$ the proportional gain. In order to avoid high inrush current in startup, the current reference must be limited and the final expression for the current reference becomes

$$i_{\text{ref}}[n] = \begin{cases} i_r[n] & \text{if } i_r[n] < I_{\text{lim}} \\ I_{\text{lim}} & \text{if } i_r[n] \geq I_{\text{lim}} \end{cases}$$  \hspace{1cm} (37)

Different approaches can be often used for integral control emulation. For sufficiently small switching/sampling period and all the approaches yield a controller which produces a closed-loop behavior similar to the one provided by a continuous-time controller. For the sake of simplicity, let us choose the Euler forward approach for emulating the integrator. This approximation yields the following recurrence equation for the discrete-time integral variable:

$$\zeta[n+1] = \zeta[n] + K_i\varepsilon[n]$$  \hspace{1cm} (38)

where $K_i$ is the integral gain. To avoid windup phenomenon, the integral variable $\zeta[n]$ is also limited to an upper bound $Z_{\text{lim}}$ and the expression of the variable $q[n]$ becomes as follows

$$q[n] = \begin{cases} \zeta[n] & \text{if } \zeta[n] < Z_{\text{lim}} \\ Z_{\text{lim}} & \text{if } \zeta[n] \geq Z_{\text{lim}} \end{cases}$$  \hspace{1cm} (39)

The presence of an advanced sample of the current reference $i_{\text{ref}}[n+1]$ in the expression of the control law (14) makes it challenging to obtain this law when the reference is to be provided by a feedback loop. A possible solution is to use a predictive approach to get the value of the reference current from (36) one switching period ahead of time using (12). While this would work theoretically and in simulation, it would require increased computational resources in an experimental digital platform such as a DSP. A much simpler solution is to redefine the discrete-time sliding-mode surface as follows:

$$\sigma[n] = i_{\text{ref}}[n] - i_L[n]$$  \hspace{1cm} (40)
and the resulting expression of the duty cycle becomes

\[ d[n] = \text{sat} \left( \frac{L(i_{\text{ref}}[n] - i_L[n])}{TV_o[n]} + \frac{v_o[n] - v_g[n]}{v_o[n]} \right) \tag{41} \]

The first term in the expression of \( d[n] \) in (41) is non null only in the reaching phase. Once the sliding-mode regime is reached, this term becomes zero and only the second term forces the system to evolve toward the equilibrium point if the stability of the closed-loop system is ensured.

Figure 9 shows a block diagram of the large-signal model of the system with a two-loop control based on DSMC. The presence of a discrete-time integrator in the external voltage loop will impose that in steady state \( V_o := v_o[\infty] = V_{\text{ref}} \). Furthermore, in steady-state one will have \( Q := q[\infty] = i_L[\infty] \) and \( I_L := i_L[\infty] = \frac{P}{V_g} \). Therefore, the coordinates of the equilibrium point are

\[
I_L = \frac{P}{V_g}, \quad V_o = V_{\text{ref}}, \quad Q = I_L = \frac{P}{V_g} \tag{42}
\]

where \( I_L, V_o \) and \( Q \) stand for the steady-state values of the state variables \( i_L, v_o \) and \( q \) respectively.

6. Design of the Output Voltage Feedback Loop Using the Root-Locus Technique

The block diagram corresponding to (31) is depicted in Figure 10. The small-signal model can be used to design the feedback compensator to obtain a stable closed-loop system with a regulated output voltage.

The focus in this section is on the design of the output voltage regulator. The time response characteristics are related to closed-loop pole locations. Hence, a design based on root-locus approach will be used. The aim is to design a controller such that the dominant closed-loop poles have a desired damping ratio \( \zeta \) and a settling time \( t_s \). According to (36) and (38), the transfer function for the outer digital PI voltage controller can be expressed as follows
\[ H_v(z) = K_p + \frac{K_i}{z - 1} \equiv K_p \frac{z - z_{pi}}{z - 1} \]  

(43)

where \( z_{pi} = 1 - K_i/K_p \) is the zero introduced by the digital PI compensator. The loop gain of the system is

\[ L(z) = H_i(z)H_v(z) = -K_p R_i \frac{(z - z_{pi})(z - z_c)}{z(z - 1)(z - z_p)} \]  

(44)

Please note that because of the one cycle delay present in the current reference in (40), a pole at the origin is added to the loop gain.

Although (44) can be used to obtain numerically the suitable parameter values for the desired pole position, it is always more useful to have an explicit mathematical expression. For many applications, the feedback gain \( K_p \) is a design parameter that should be adjusted accordingly to the values of other parameters to get a system response with the desired performance. The purpose in this section is to perform an analytical study by carrying out a realistic approximation. Unfortunately, there is no universal procedure to approximate the loop gain. To simplify the design, the integral gain \( K_i = K_p(1 - z_{pi}) \) can be appropriately selected so that the zero of the PI controller is placed slightly smaller than 1. This means that the term \( K_i/K_p \) must be selected much smaller than 1 and the loop gain can be approximated by

\[ L(z) \approx -K_p R_i \frac{z - z_c}{z(z - z_p)} \]  

(45)

The approximate closed-loop characteristic polynomial equation can be expressed as follows

\[ 1 + L(z) = 0 \equiv z^2 - (K_p R_i + z_p)z + K_p R_i z_c = 0 \]  

(46)

The closed-loop poles can be selected at the break-away point \( z_{ba} \) on the real axis to correspond to a damping factor \( \zeta = 1 \) and a settling time \( t_s = -4T/\ln|z_{ba}|. \) For finding the break-away points, one must find the value of \( z = z_{ba} \) that maximizes or minimizes the gain \( K_p \) hence obtaining the following approximate expression for the values of the break-away points and the corresponding proportional gain of the PI controller

\[ z_{ba} \approx z_c \pm \sqrt{z_c^2 - z_p z_c}, \quad K_{p,ba} \approx \frac{(z_{ba} - z_p)z_{ba}}{R_i(z_{ba} - z_c)} \]  

(47)

The value of \( z_{ba} \) with positive sign is omitted because it corresponds to a break-in point outside the unit circle leading to an unstable system.

7. Numerical Simulations and Model Validation

7.1. System Startup and Steady-State Operation

The initial value of the duty cycle can be obtained from the initial values of the state variables. Usually, the obtained value at startup is saturated. With delay, the number of initial saturated cycles increases since the inductor is continuously charged during a few cycles leading to an increase of the inrush current.

7.1.1. Validation of the Closed-Loop Large-Signal Model and Guaranteeing the Sliding-Mode Operation

Let us consider the nominal values of the power stage parameters, the desired output voltage and the switching frequency depicted in Table 1. The steady state of the current reference is \( I_{ref} = P/V_g = 5 \) A. During the startup, the current reference \( i_{ref} \) and the integral variable \( q \) were limited to \( I_{lim} = 10 \) A and \( Q = 10 \) A, respectively. The PI zero is selected at \( z_c = 0.95 \). First, the root locus of the closed-loop system is obtained and the result is depicted in Figure 11. Let us select the
closed-loop poles at the break-away point $z_{ba} \approx 0.62 + 0j$ which corresponds to a proportional gain $K_p \approx 0.82$, damping coefficient $\zeta = 1$.

The performance of the DSMC will be validated by means of numerical simulations from both the derived large-signal discrete-time model and from a detailed switched model implemented in PSIM© software.

Table 1. The used parameter values for the system.

<table>
<thead>
<tr>
<th>$L$</th>
<th>$C$</th>
<th>$P$</th>
<th>$v_g$</th>
<th>$V_{ref}$</th>
<th>$f_s$</th>
</tr>
</thead>
<tbody>
<tr>
<td>326 $\mu$H</td>
<td>20.8 $\mu$F</td>
<td>1 kW</td>
<td>200 V</td>
<td>380 V</td>
<td>100 kHz</td>
</tr>
</tbody>
</table>

Figure 11. Root locus of the system. At the double pole position $z_{ba} \approx 0.62 + 0j$ marked by a square on the real axis, the gain $K_p \approx 0.82$ leading theoretically to damping coefficient $\zeta = 1$ and null overshoot.

Figure 12a shows the startup and the steady-state responses of the system from both models. It can be observed that during startup the inductor current reference $i_{ref} = I_{lim}$ remains constant due to the saturation hence limiting the inrush current. As soon as the capacitor voltage reaches the vicinity of the voltage reference $V_{ref}$, the PI controller comes to play and the current reference is no longer constant but time varying, state-dependent and provided by the PI compensator according to (36). The data from the discrete-time model are plotted together with the simulated data from the detailed switched model implemented in PSIM© software. It can be observed that the responses from the two models are very close. The voltage waveforms from the switched model and the discrete-time model cannot be distinguished from each other. Hence, the above simulations show that the large-signal model derived in this work can predict accurately the large-signal behavior of the system.

Remark 1. Since during startup the average inductor current value is the regulated variable and it is supposed to reach the reference current in one cycle, the ripple of this variable can only exceed the limit $I_{lim}$ by the switching ripple $\Delta i_L$ given by

$$\Delta i_L = \frac{TV_g(v_o - V_g)}{2v_oL}$$

(48)

At the initial time, $v_o = V_g$ due to the presence of the auxiliary diode $D_a$ and $\Delta i_L$ should be zero as can be confirmed in Figure 12a. However, in a practical implementation of a digital controller, saturation of the duty cycle during the initial cycles and propagation delays always exist and it is expected that the average inductor current will still overpass the imposed current limit. The current ripple amplitude $\Delta i_L$ from (48), superposed to the averaged current $I_L$ is plotted in the bottom panel of Figure 12a together with the current waveforms obtained from the switched model. The agreement is remarkable both in the startup, in steady state and in the transient phase.
It is worth noting that one cycle delay inherently existing in the used commercial device has been eliminated by appropriately modifying the C code programming of the device. However, computation delay is unavoidable. By adding a computation delay $\tau = 5.5\ \mu s$, the results depicted in Figure 12b are obtained where it can be observed that a small inrush current still exists in the current startup response. The value of the computation delay used is the one corresponding to the experimental prototype to be described later. The propagation delay makes higher the number of cycles during which the duty cycle is saturated making the sliding-mode condition not satisfied during these cycles which in turns lead to higher inrush current at startup. As a remedy of this problem, one can force the initial values of the duty cycle to lie within the interval (0,1) in a few cycles either by scaling down the value of the duty cycle obtained from the control law (41) or by limiting the rate of change of the reference current from zero to $I_{\text{lim}}$ in startup. The last solution will be adopted later in the section related to the experimental validation of the results.

By filtering out the high frequency component of the current reference at the abrupt change in startup, the inrush current can be suppressed. However, the presence of a filter also slows down the system response. Another way to limit the inrush current in the presence of computation delays without degrading the system response is by limiting the rate of change of the current reference during startup.

**Remark 2.** The system is unstable when the saturation is taking place and the system is current-mode control with open voltage loop. During this phase, the output voltage tends to infinity although the average of the inductor current is theoretically well regulated to the maximum allowed current $I_{\text{lim}}$. During this phase, the system operates like the nonlinear first-order network shown in Figure 3. In the case of the boost converter, this type of instability only makes the output voltage to increase from the initial voltage $V_0$. This increase in the output voltage is desired since under this operation the system is approaching its desired operating point.

### 7.1.2. The Importance of Operating in Sliding-Mode Regime for Inrush Current Limitation

To reveal the importance of different aspects in the controller, some cases are simulated below.

Figure 13 shows the startup of the system with the sliding-mode non-guaranteed at startup with two different cases. In the first case (Figure 13a), the auxiliary diode $D_a$ is omitted and the system starts with zero initial condition. Without time delay, the system exhibits severe problems for starting-up. The inrush current in this case is very large even under current limitation. This is because since the sliding-mode operation is not guaranteed, the inductor current does not tightly
track the limited current reference $I_{\text{lim}}$. The mean reason is that since the output voltage is less than the input voltage, the driving signal is switched ON and it remains ON as long as $i_L[n] < I_{\text{lim}}$ hence charging the inductor current. When $i_L[n] = I_{\text{lim}}$ for the first time, the output voltage $v_o[n]$ is still smaller than the input voltage and sliding-mode condition is not yet satisfied. The output voltage increases, and the sliding-mode condition is satisfied as soon as the output voltage is equal to the input voltage. However, when this occurs, the inductor current has already reached a high value leading to an unacceptable inrush current. In the second case (Figure 13b), with the presence of the auxiliary diode $D_a$, the sliding-mode condition (28) is guaranteed at startup but the non-saturated reference generated by the outer voltage loop is very high and the inductor current well tracks it which is undesirable. In the simulation instead of not using a limit for the current reference, a high value ($I_{\text{lim}} = 20$ A) is used.

![Graphs](image)

(a) without auxiliary diode.  
(b) With a big $I_{\text{lim}} = 20$ A.

Figure 13. Startup and steady-state response from numerical simulations using a detailed switched model implemented in PSIM© revealing the importance of the auxiliary diode $D_a$ and the current limitation in guaranteeing the sliding-mode operation and hence the inrush current limitation.

It is worth noting that the DSMC derived in this study is based on a full-order representation of the system in the state space. In both DSMC and DPC, the control law is nonlinear since the output voltage appears in the denominator of the expression of the duty cycle. A discussion on approximating the samples of the output voltage by their constant steady-state values was presented in [42] concluding that it is reasonable to use the constant output voltage instead of its instantaneous samples. However, the startup and the transient response performance under this condition were not discussed and only steady-state behavior was evaluated. It should be noted that when the samples of the output voltage are substituted by their constant steady-state value, the controller becomes linear, and the computation effort is reduced. However, this occurs at the expense of losing the sliding-mode operation which in turns results on a high inrush current and unsatisfactory system performance during both startup and under transient response. In an experimental circuit, the high inrush current would even destroy the switching semi-conductor devices.

The expression of the duty cycle (equivalent control) contains the instantaneous values of the state variables and none of them is substituted by its constant steady-state value. This is indispensable for the system to work in sliding mode, which is crucial for inrush current limiting. This will change the system behavior during startup since the sliding-mode operation will be lost.

Figure 14 shows the startup response of the system when the samples of the output voltage are replaced by their steady-state value in (41) but using the instantaneous values of the output voltage in the expression of $i_{\text{ref}}$ given by (37). As can be observed, the current reference is not well tracked during the startup phase and the system exhibits an unacceptable inrush current hence demonstrating the
importance of operating under sliding-mode regime which is guaranteed by using the instantaneous values of the state variables not their steady-state values.

Figure 14. Startup and steady-state response from numerical simulations using a detailed switched model implemented in PSIM© when the samples of the output voltage are replaced by their steady-state value in (41) but using the instantaneous values of the output voltage in the expression of $i_{\text{ref}}$ given by (37).

7.2. Small-Signal Response to Output Voltage Variation. Non-Minimum Phase Behavior

Figure 15 shows the response of the system to a ±4 V step change in the reference voltage using a switched model. It can be observed that the system exhibits a small undershoot in the output voltage response immediately after the positive step change of voltage reference. The inductor current follows the reference current tightly as dictated by the DSMC.

Figure 15. Small-signal transient response in front of a ±4 V step change between 378 V and 382 V in the reference voltage from numerical simulations using a detailed switched model implemented in PSIM© and the discrete-time model showing a non-minimum phase behavior.

7.3. Small-Signal Response to Input Voltage Disturbance

Figure 16 shows the transient response in the presence of 38% step change in the input voltage from the detailed switched model implemented in PSIM© software. It can be observed that the output voltage is tightly regulated to its desired value. The steady-state average inductor current is $I_{\text{ref}} = P/V_g$ as predicted by the theoretical analysis. The inductor current and capacitor voltage show a fast recovery of the steady state after a disturbance takes place.
7.4. Small-Signal Response to Power Disturbance

Figure 17 shows the transient response in the presence of 50% step change in the load power from the detailed switched model. A zero steady-state error in the output voltage can also be observed while the dynamic current reference $i_{\text{ref}}$ is tracked by the inductor current $i_L$ as imposed by the inner DSMC loop. The steady-state value of $i_{\text{ref}}$ is $i_{\text{ref}} = P/V_g$ as predicted by the theoretical analysis. As before, both inductor current and capacitor voltage show a fast recovery of the steady state. As can be observed, in all the cases, both small-signal and large-signal behaviors show a similar behavior, confirming the validity of the model developed in the previous sections. Hence the large-signal model can be used for repeated simulations while the small-signal model can be used for control design and performance specifications.

**Remark 3.** Theoretically, according to the small-signal design procedure followed, the system should present no overshoot for a positive step change with the chosen values of parameters. However, a small overshoot can be still appreciated in the system response of Figure 15. The discrepancy is mainly due to the computation delay ($\tau_d \approx 5.5$ µs) not taken into account in the analysis.
8. Experimental Results

8.1. Experimental Setup

A boost converter under DSMC was implemented to verify the validity of the control design approach proposed in the previous sections. A picture of the experimental benchmark and the implemented experimental prototype is depicted in Figure 18. The measured large-signal and small-signal response are compared with the theoretical predictions for the same set of parameter values and under the same conditions. The developed DSMC algorithm was programmed in the Digital Signal Processor (DSP) TMS320F28335 of Texas Instruments. The samples of the state variables are captured and adapted to the voltage values supported by the DSP, connecting to a pin of the ADC module through an operational amplifier operating as a buffer to isolate the DSP. The signals are sampled at the switching frequency rate. The duty cycle was calculated according to (41) and processed in the PWM of the DSP which uses a symmetric triangular signal to generate the driving signal with a time delay of about $\tau_d = 5.5 \, \mu s$. The CPL has been emulated by the electronic load 9000 EL-DE ELEKTRO-AUTOMATIK which has been programmed in constant power mode. The experimental waveforms shown below, have been measured by using the oscilloscope Tektronix TDS 754C and the probes TEKTRONIX TCP202 for illustrating the current waveforms.

![Experimental setup and DSP](image)

(a) Experimental setup

Figure 18. Picture of the benchmark and the implemented experimental prototype.

8.2. Results

Figure 19 shows the measured responses of the system during startup and in steady state. It can be observed that the measured responses shown in Figure 19 and the simulated responses presented in Figure 12 are very close. However, the inrush current exhibited in the experimental circuit is larger than in the numerical simulation. This is mainly due to the saturation of the inductor and the decrease of its inductance value at high current levels. To completely suppress the still remaining inrush current, a slope limiter is introduced in the current reference at the startup to guarantee the sliding-mode conditions given in (28). The effect of adding this slope limiter is shown Figure 20 where it can be observed that inrush current is completely suppressed thanks to the operation under sliding-mode regime. In all the cases, the output voltage regulation to 380 V in steady state is also well achieved.

Figure 21 depicts the measured response to a $\pm 4$ V step change in the voltage reference. Note that the measured inductor current $i_L$ tracks tightly and accurately the current reference $i_{ref}$. The output voltage is regulated to its desired reference. A small undershoot of the output voltage immediately after a positive step change can be observed.

The effect of a 50% step change on the power is shown in Figure 22. A good agreement can be observed between the measured and the simulated responses.
Figure 19. Startup and steady-state responses of the system from experimental measurements.

Figure 20. Startup and steady-state responses of the system from experimental measurements with slope limiter $\frac{dI_{\text{ref}}}{dt}|_{\text{lim}} = 100\text{ kA/s}$. 

Figure 21. Response to a $\pm 4\text{ V}$ step change in the voltage reference from experimental measurements. DC component has been removed from the output voltage.

Figure 22. Response to a 50% step change in the power $P$ from experimental measurements.
It should be noted that in all the experimental tests, the system was started with zero initial current. The initial voltage $v_o(0) = V_g$ is due to the presence of the auxiliary diode $D_a$.

9. Conclusions

DC-DC converters loaded by a CPL appears in many modern and emerging electrical energy conversion systems. This work has presented a digital sliding-mode approach for designing a two-loop controller for inrush current limiting and output voltage regulation in a DC-DC boost converter supplying a constant power load. The following features can be remarked

- The boost converter loaded with CPL is unstable in open loop.
- The boost converter loaded with CPL is unstable with digital sliding-mode current-mode control in a clear-cut contrast with the same converter with resistive load. With an appropriate choice of the outer voltage loop, the system can be stabilized to its desired operating point.
- The operation under sliding-mode regime helps in the inrush current limitation at startup
- The presence of propagation delay worsens the inrush current and the problem can be relieved by forcing a non-saturated value of the duty cycle within the few initial switching cycles. This can be accomplished either by scaling down the value of the duty cycle obtained by the control law or by limiting the rate of change of the current reference at startup.

The designed controller is based on an inner current control loop guaranteeing sliding-mode operation in discrete-time and an outer voltage control loop in the form of a digital PI compensator to stabilize the system and regulate its output voltage. The proposed control combines the advantages of analog controllers in terms of fast system response and the benefits of a digital implementation such as programmability and noise immunity while offering the additional profit of operating at constant switching frequency. The large-signal and the small-signal models of the system have been derived using a general procedure that can be applied to other converter topologies. The model of the system with voltage loop open has been expressed as a single nonlinear difference equation. The small-signal transfer functions have also been derived showing that the system is non-minimum phase, like for the case of resistive load, and that it is unstable with voltage loop open. A boost converter under the proposed control has been implemented to verify the large-signal and the small-signal models derived in the paper. The evaluation using numerical simulation from a detailed switched model and experimental validation suggests that this two-fold controller can effectively enhance the performance of a DC-DC boost converter with CPLs in a wide operating range and this has been proven showing the inrush current limitation during startup and a better voltage response during both startup and close to the steady-state operation. Problems related to delay effects and nonlinearity of the CPL have been addressed. The mitigation of these problems has allowed to design a digital sliding-mode approach for designing a two-loop controller with inrush current limiting capability. The measurements, the numerical simulations and the theoretical predictions have shown a very good agreement. The measurements, the numerical simulations and the theoretical predictions have shown a very good agreement. By comparing with the state-of-the-art digital controllers, it has been found that the proposed digital sliding-mode controller exhibits better small- and large-signal responses.


Funding: This work has been sponsored by the Spanish Agencia Estatal de Investigación (AEI) and the Fondo Europeo de Desarrollo Regional (FEDER) under Grants DPI2017-84572-C2-1-R and DPI2016-80491-R (AEI/FEDER, UE).

Conflicts of Interest: The authors declare no conflict of interest.
Abbreviations

The following abbreviations are used in this manuscript:

- ADC: Analog-to-digital converter
- CPL: Constant power load
- CPS: Constant power source
- DPC: Digital predictive control
- DPWM: Digital pulse width modulation
- DSMC: Digital sliding mode control
- EV: Electric vehicle
- KCL: Kirchhoff current law
- PWM: Pulse width modulation
- SMC: Sliding mode control

References


© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).