An Overview of High-\textit{k} Oxides on Hydrogenated-Diamond for Metal-Oxide-Semiconductor Capacitors and Field-Effect Transistors

Jiangwei Liu \textsuperscript{1,*} and Yasuo Koide \textsuperscript{2}

\textsuperscript{1} Research Center for Functional Materials, National Institute for Materials Science (NIMS), 1-1 Namiki, Tsukuba 305-0044, Ibaraki, Japan
\textsuperscript{2} Research Network and Facility Services Division, National Institute for Materials Science (NIMS), 1-2-1 Sengen, Tsukuba 305-0047, Ibaraki, Japan; koide.yasuo@nims.go.jp

* Correspondence: liu.jiangwei@nims.go.jp; Tel.: +81-29-860-4954; Fax: +81-29-860-854-9060

Received: 17 April 2018; Accepted: 1 June 2018; Published: 4 June 2018

Abstract: Thanks to its excellent intrinsic properties, diamond is promising for applications of high-power electronic devices, ultraviolet detectors, biosensors, high-temperature tolerant gas sensors, etc. Here, an overview of high-\textit{k} oxides on hydrogenated-diamond (H-diamond) for metal-oxide-semiconductor (MOS) capacitors and MOS field-effect transistors (MOSFETs) is demonstrated. Fabrication routines for the H-diamond MOS capacitors and MOSFETs, band configurations of oxide/H-diamond heterointerfaces, and electrical properties of the MOS and MOSFETs are summarized and discussed. High-\textit{k} oxide insulators are deposited using atomic layer deposition (ALD) and sputtering deposition (SD) techniques. Electrical properties of the H-diamond MOS capacitors with high-\textit{k} oxides of ALD-Al\textsubscript{2}O\textsubscript{3}, ALD-HfO\textsubscript{2}, ALD-HfO\textsubscript{2}/ALD-Al\textsubscript{2}O\textsubscript{3} multilayer, SD-HfO\textsubscript{2}/ALD-HfO\textsubscript{2} bilayer, SD-TiO\textsubscript{2}/ALD-Al\textsubscript{2}O\textsubscript{3} bilayer, and ALD-TiO\textsubscript{2}/ALD-Al\textsubscript{2}O\textsubscript{3} bilayer are discussed. Analyses for capacitance-voltage characteristics of them show that there are low fixed and trapped charge densities for the ALD-Al\textsubscript{2}O\textsubscript{3}/H-diamond and SD-HfO\textsubscript{2}/ALD-HfO\textsubscript{2}/H-diamond MOS capacitors. The \textit{k} value of 27.2 for the ALD-TiO\textsubscript{2}/ALD-Al\textsubscript{2}O\textsubscript{3} bilayer is larger than those of the other oxide insulators. Drain-source current versus voltage curves show distinct pitch-off and \textit{p}-type channel characteristics for the ALD-Al\textsubscript{2}O\textsubscript{3}/H-diamond, SD-HfO\textsubscript{2}/ALD-HfO\textsubscript{2}/H-diamond, and ALD-TiO\textsubscript{2}/ALD-Al\textsubscript{2}O\textsubscript{3}/H-diamond MOSFETs. Understanding of fabrication routines and electrical properties for the high-\textit{k} oxide/H-diamond MOS electronic devices is meaningful for the fabrication of high-performance H-diamond MOS capacitor and MOSFET gas sensors.

Keywords: diamond; high-\textit{k}; MOS capacitor; MOSFET; gas sensors

1. Introduction

Due to limitation of its bandgap energy, thermal conductivity, and electron saturation velocity, Si-based electronic devices cannot meet future demands in fields of high-power, high-temperature, high-frequency, and low power loss. Wide bandgap semiconductors such as SiC, GaN, and diamond are developed to partly replace Si for next-generation power electronic devices [1–3]. Table 1 summarizes basic physical properties of Si, 4H-SiC, GaN, and diamond [4–6]. Comparing with other semiconductors in this table, diamond has the widest bandgap energy, the highest breakdown field, the largest thermal conductivity, and the largest carrier mobility. Therefore, diamond-based electronic devices are promising for the future applications in fields of high-power handling, high-temperature operation, and high-frequency switching. Meanwhile, since diamond has good chemical inertness, good biocompatibility, and a large electrochemical window, it is also a suitable candidate for...
applications of biosensors [7–9]. Additionally, diamond can also be applied in fields of ultraviolet (UV) light-emitting diodes [10], UV detectors [11], and high-temperature tolerant gas sensors [12–14].

Table 1. Material properties of Si, 4H-SiC, GaN, and diamond at room temperature [4–6].

<table>
<thead>
<tr>
<th>Properties</th>
<th>Si</th>
<th>4H-SiC</th>
<th>GaN</th>
<th>Diamond</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bandgap energy (eV)</td>
<td>1.12</td>
<td>3.2</td>
<td>3.4</td>
<td>5.47</td>
</tr>
<tr>
<td>Breakdown field (MV·cm⁻¹)</td>
<td>0.3</td>
<td>3</td>
<td>5</td>
<td>10</td>
</tr>
<tr>
<td>Thermal conductivity (W·cm⁻¹·K⁻¹)</td>
<td>1.5</td>
<td>5.0</td>
<td>1.3</td>
<td>24</td>
</tr>
<tr>
<td>Electron mobility (cm²·V⁻¹·s⁻¹)</td>
<td>1450</td>
<td>900</td>
<td>2000</td>
<td>4500</td>
</tr>
<tr>
<td>Hole mobility (cm²·V⁻¹·s⁻¹)</td>
<td>480</td>
<td>120</td>
<td>200</td>
<td>3800</td>
</tr>
<tr>
<td>Saturation electron velocity (×10⁷ cm⁻¹)</td>
<td>0.86</td>
<td>3</td>
<td>2.5</td>
<td>2</td>
</tr>
<tr>
<td>Saturation electron velocity (×10⁷ cm⁻¹)</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0.8</td>
</tr>
</tbody>
</table>

Although semiconductor diamond-based devices have many potential applications, lack of shallow dopants hinders the development of them. Activation energies of boron and phosphorus doped p-type and n-type diamond are as large as 370 and 570 meV at room temperature (RT), respectively. They are much higher than the RT thermal energy of around 26 meV. Although thin heavily boron-doped diamond channel layer is promising to resolve this issue [15,16], its hole mobility is not high and growth technique still needs to be improved. A p-type hydrogenated diamond (H-diamond) channel layer is considered as another candidate to resolve this issue [17,18]. Two-dimensional hole gases are accumulated on the surface of the H-diamond caused by transfer of electrons from H-diamond to negatively surface adsorbate layer [19]. Its sheet hole density is around ~10¹³ cm⁻². After exposing H-diamond in NO₂ ambient or annealing treatment in NH₃ + H₂ ambient, its hole density can be enhanced to be as high as ~10¹⁴ cm⁻² [20,21].

Si-, GaAs- and SiC-based metal-oxide-semiconductor (MOS) capacitor and MOS field-effect transistor (MOSFET) gas sensors have been developed greatly [22–26]. Gate metals (such as Pd, Pt, and Ir) have catalytic properties. They can adsorb hydrogen, ammonia, and carbon monoxide gases, leading to the generation of charges at metal/oxide interfaces, which make capacitance-voltage (C-V) curve shift in the depletion region for MOS capacitors and threshold voltage (V_TH) shift for the MOSFETs [27]. Although diamond has superior properties over other semiconductors, there are rarely reports for the diamond-based MOS capacitor and MOSFET gas sensors. In order to fabricate them successfully, it is important to know the fabrication routines and electrical properties of diamond-based MOS capacitors and MOSFETs.

Recently, fabrication techniques for the H-diamond-based MOS capacitors and MOSFETs have been developed greatly. The electrical properties of them have also been improved. The H-diamond MOS capacitors with low leakage current and trapped charge densities were fabricated [28–34]. By improving the device structures, T-type and triple-gate fin-type H-diamond MOSFETs were fabricated successfully with current outputs more than 200 mA·mm⁻¹ [32–34]. The NO₂-treated H-diamond channel layer based MOSFETs could operate well with a current output as high as 1.35 A·mm⁻¹ [35]. Improvement of deposition conditions for the oxide insulators enhanced H-diamond MOSFET’s operation temperature and breakdown voltage to be more than 400 °C and 1000 V, respectively [36]. Additionally, enhancement-mode H-diamond MOSFETs were developed for low power consumption [37–39].

Previously, we have focused on fabrication of high-k oxide/H-diamond MOS electronic devices [28–33]. Figure 1 shows polarization charge and sheet hole density in the H-diamond as functions of electric field [40,41], which is applied to gate oxide insulators of SiO₂, Al₂O₃, HfO₂ [42], and TiO₂ [43]. At the same electric field, the oxide insulator with a higher-k value can respond a larger sheet hole density for the MOS electronic devices. A gate oxide insulator with k value around 100 based on TiO₂ is essential to attain hole densities around 10¹⁴ cm⁻² for the H-diamond channel layer. Here, we summarize our previous reports for
the Al₂O₃, HfO₂, and TiO₂ high-k oxide insulators on the H-diamond for the MOS electronic devices [28–31,44]. The oxide insulators are deposited using atomic layer deposition (ALD) and sputtering deposition (SD) techniques. Band configurations of ALD-Al₂O₃/H-diamond, ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond heterojunctions are demonstrated. Electrical properties of H-diamond MOS capacitors with oxides of ALD-Al₂O₃ [28], ALD-HfO₂ [29], ALD-HfO₂/ALD-Al₂O₃ multilayer [28], SD-HfO₂/ALD-HfO₂ bilayer [30], SD-TiO₂/ALD-Al₂O₃ bilayer [31], and ALD-TiO₂/ALD-Al₂O₃ bilayer [31] are summarized and discussed. Analyses for the C-V characteristics of them show that there are low fixed and trapped charge densities for the ALD-Al₂O₃/H-diamond and SD-HfO₂/ALD-HfO₂/H-diamond MOS capacitors. The k value of ALD-TiO₂/ALD-Al₂O₃ bilayer is larger than those of other oxide insulators. There are excellent electrical properties for the ALD-Al₂O₃/H-diamond, SD-HfO₂/ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs.

![Figure 1](https://example.com/figure1.png)

**Figure 1.** Polarization charge and sheet hole density in the H-diamond as functions of electric field (Reprinted from reference [40]).

2. Materials and Methods

Figure 2a,b show fabrication routines for the H-diamond MOS capacitor and MOSFET, respectively. Ib-type single crystalline diamond (001) substrate is boiled using a hotplate in a H₂SO₄ and HNO₃ mixture solution at 30 °C for 3 h to clean surface contaminations (Figure 2aI,II). The H-diamond channel layer is epitaxially grown on the cleaned substrate using microwave plasma-enhanced chemical vapor deposition technique (Figure 2aIII,IV). Growth gases are H₂ and CH₄ with flow rates of 500 and 0.5 sccm, respectively. Chamber pressure is fixed at 80 Torr. Microwave power and growth temperature are in the range of 880–960 W and 900–940 °C, respectively. Thicknesses of the H-diamond epitaxial layers are in the range of 150–200 nm. Surface roughness confirmed by atomic force microscope is around 1.2 nm [45]. The sheet hole density and mobility investigated by Hall measurement is around 10¹³ cm⁻² and 90 cm²·V⁻¹·s⁻¹, respectively. After growing the H-diamond channel layer, mesa-structure is formed for the H-diamond MOSFETs (Figure 2bIII) using capacitive coupled plasma dry-etching system. The chamber pressure and etching time are 10 Pa and 90 s, respectively. Etching gas (O₂) flow rate and plasma power are 100 sccm and 50 W, respectively. It should be noted that there is no mesa-structure formation step for the fabrication of oxide/H-diamond MOS capacitor. High-k oxides of the ALD-Al₂O₃, ALD-HfO₂, ALD-HfO₂/ALD-Al₂O₃ multilayer, SD-HfO₂/ALD-HfO₂ bilayer, SD-TiO₂/ALD-Al₂O₃ bilayer, and ALD-TiO₂/ALD-Al₂O₃ bilayer are deposited as high-k oxides for the MOS capacitors and MOSFETs (Figure 2aIV). For the SD-HfO₂/ALD-HfO₂ and SD-TiO₂/ALD-Al₂O₃ bilayers, the ALD-HfO₂ and ALD-Al₂O₃ impact as buffer layers with thicknesses of around 4.0 nm to protect the hydrogen surface from being damaged by SD plasma discharge during the SD-HfO₂ and SD-TiO₂ depositions, respectively. For the ALD-TiO₂/ALD-Al₂O₃ bilayer, the ALD-Al₂O₃ with thicknesses of 0–4.0 nm impacts as a buffer layer to suppress high leakage current density (j) of ALD-TiO₂/H-diamond MOS capacitor due to a low valence band offset (ΔEᵥ) between TiO₂ and H-diamond [42]. The ALD-Al₂O₃, ALD-HfO₂, and ALD-TiO₂ are deposited using precursors...
of trimethylaluminum, tetrakis (ethylmethylamino) hafnium, and tetrakis(dimethylamino)titanium with water vapor, respectively. Although the high deposition temperature for the ALD-oxides can increase their properties possibly, we have deposited them at 120 °C. There are two reasons for the low deposition temperature. Since the hydrogen surface of the H-diamond is thermal sensitivity, the low deposition temperature can protect the surface from being damaged by the heating at high temperature. Additionally, since deposition areas of oxide insulators are patterned using LOR 5A/AZ 5214E bilayer photoresists and the temperature limitation of them is 150 °C, we set the temperature of 120 °C to deposit the ALD-oxides. The SD-HfO$_2$ layer is deposited on the ALD-HfO$_2$/H-diamond in a pure Ar ambient at RT. The radio-frequency (RF) power, gas flow rate, and chamber pressure are 30 W, 2.0 sccm, and 1 Pa, respectively. The SD-TiO$_2$ layer is deposited on the ALD-Al$_2$O$_3$/H-diamond in an Ar+O$_2$ ambient at RT. Oxygen content in the SD chamber is in the range of 0~20%. The RF power, total gas flow rate, and chamber pressure are 40 W, 2.0 sccm, and 1 Pa, respectively. Total thickness of oxide insulators for each MOS capacitor is in the range of 18.9~34.1 nm. After depositing the oxide insulators, gate cover metals of Au/Ti or Au/Ti/Pd are formed using evaporator system. Lastly, Au/Ti/Pd triple-layer metals are evaporated on the H-diamond for the source/drain ohmic contacts (Figure 2aiv,bV).

Figure 2. Fabrication routines for H-diamond (a) metal-oxide-semiconductor (MOS) capacitor and (b) MOS field-effect transistor (MOSFET), respectively.

Band configurations of oxide/H-diamond heterointerfaces are determined using X-ray photoelectron spectroscopy (XPS) technique, which is performed with a monochromated Al Kα X-ray source ($h\nu = 1486.6$ eV). All core level spectra are recorded with a 0.05 eV step and a 55 eV pass energy. Electrical properties of the MOS capacitors and MOSFETs are measured under a dark condition using MX-200/B prober and B1500A parameter analyzer at RT.

3. Results and Discussion

3.1. Band Configurations of High-k Oxide/H-Diamond Heterointerfaces

Band configurations of heterointerfaces are considered as the most fundamental properties in material physics. Understanding of them for high-k oxide/H-diamond heterojunctions is very important for the development of high-performance H-diamond-based MOS electronic devices. Band configurations of ALD-Al$_2$O$_3$/H-diamond [46], ALD-HfO$_2$/H-diamond [46], and ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond [31] are investigated. The $\Delta E_V$ values of ALD-Al$_2$O$_3$/H-diamond and ALD-HfO$_2$/H-diamond heterojunctions are calculated using the equation below,

$$\Delta E_V = (E_{CL} - E_{VBM})_{H-dia.} - (E_{CL} - E_{VBM})_{Oxide}^{Thick} - (E_{CL} - E_{VBM})_{Oxide}^{Thin}$$

(1)
where the \((E_{\text{CL}} - E_{\text{VBM}})_{H-\text{dia}}\) is the difference in binding energies between C 1s core level (CL) and valence band maximum (VBM) of the H-diamond. The \((E_{\text{CL}} - E_{\text{VBM}})_{\text{TIO}_2}\) is the difference in binding energies between Al 2p and VBM for the 20 nm thick Al2O3 sample or between Hf 4f and VBM for the 20 nm thick HfO2 sample. The 
\((E_{\text{H-\text{dia}}.} - E_{\text{oxide}_{\text{CL}}})_{\text{TIO}_2}\) is the difference in binding energies between C 1s and Al 2p for the ALD-Al2O3 (4 nm)/H-diamond sample or between C 1s and Hf 4f for the ALD-HfO2 (4 nm)/H-diamond sample. The \(\Delta E_V\) for the ALD-TiO2/ALD-Al2O3 heterojunction can be calculated using the equation below,

\[
\Delta E_V = \left( (E_{\text{TIO}_2} - E_{\text{VBM}})_{\text{TIO}_2} \right)_{\text{Thick}} - \left( (E_{\text{Al2O}_3} - E_{\text{VBM}}) \right)_{\text{Thick}} - \left( (E_{\text{TIO}_2} - E_{\text{Al2O}_3}) \right)_{\text{Thin}}
\]

(2)

where the \((E_{\text{TIO}_2} - E_{\text{VBM}})_{\text{TIO}_2}\) is the difference in binding energies between Ti 2p and VBM for the ALD-TiO2(25 nm)/ALD-Al2O3(4 nm) sample. The \((E_{\text{Al2O}_3} - E_{\text{VBM}})_{\text{Thick}}\) is the difference in binding energies between Al 2p and VBM for the 20 nm thick Al2O3 film [46]. The \((E_{\text{TIO}_2} - E_{\text{Al2O}_3})_{\text{Thin}}\) is the difference in binding energies between Ti 2p and Al 2p for the ALD-TiO2 (3 nm)/ALD-Al2O3 (4 nm) sample. Since calculations of the \(\Delta E_V\) for the ALD-Al2O3/H-diamond, ALD-HfO2/H-diamond, and ALD-TiO2/ALD-Al2O3 heterojunctions are based on the relative energies for the two peaks of each sample, there are no charge-up effects for the deduced \(\Delta E_V\) values.

Figure 3 shows CL and VB spectra for the H-diamond substrate (Figure 3a,b), ALD-Al2O3 (20 nm) (Figure 3c,d), ALD-HfO2 (20 nm) (Figure 3e,f), and ALD-TiO2 (25 nm)/ALD-Al2O3 (4 nm) (Figure 3g,h) measured by XPS technique. All the CL peaks are fitted using Voigt (mixed Lorentzian-Gaussian) line shapes and Shirley background. The valence band maxima of the H-diamond and thick oxide insulators are determined by extrapolating linear fitting to leading edges of the VB spectra to intersect with the baselines. The C 1s spectrum of H-diamond [Figure 3a] is fitted with three components of C-C, CHx, and C-OH [47]. Binding energy difference between C-C and CHx is 0.6 eV. That between C-C and C-OH is 1.2 eV [48]. According to angle-resolved XPS measurement result [49,50], the CHx and C-OH are attributed to surface contaminations. The Al-O (Figure 3c) and Hf-O [Figure 3e] are used to fit the Al 2p and Hf 4f spectra, respectively. The VBM values for the H-diamond, Al2O3 (20 nm), HfO2 (20 nm), and ALD-TiO2 (25 nm)/ALD-Al2O3 samples are determined to be 1.2 ± 0.2, 5.4 ± 0.2, 4.3 ± 0.2 eV, and 3.4 ± 0.2 eV, respectively.

Figure 4a,b show C 1s and Al 2p spectra for the Al2O3 (4 nm)/H-diamond sample, respectively. Figure 4c,d show C 1s and Hf 4f for the HfO2 (4 nm)/H-diamond sample, respectively. Figure 4e,f show Al 2p and Ti 2p spectra for TiO2 (3 nm)/Al2O3 (4 nm)/H-diamond sample, respectively. Three components of C-C, CHx, and C-OH are used to fit each C 1s spectra, which is similar to those of the H-diamond substrate. The Al-O, Hf-O, and Ti-O are used to fit the Al 2p, Hf 4f, and Ti 2p spectra, respectively. Table 2 summarizes the CL peak energies and VBM values corresponding to the spectra in Figures 3 and 4. The peak energies for the C 1s are relative to the C-C bonds. Binding energy error for each peak is ±0.2 V. By inserting CL binding energies and the VBM values into the Equations (1) and (2), the \(\Delta E_V\) values for the ALD-Al2O3/H-diamond, ALD-HfO2/H-diamond, and ALD-TiO2/ALD-Al2O3 heterojunctions are calculated to be 2.9 ± 0.2, 2.6 ± 0.2, and −0.6 ± 0.2 eV, respectively. Based on the bandgap energies of ALD-Al2O3 (7.2 eV) [46], ALD-HfO2 (5.4 eV) [46], and ALD-TiO2 (3.4 eV) [51], conduction band offset (\(\Delta E_C\)) values for them can be deduced to be 1.2 ± 0.2, 2.7 ± 0.2, and 3.2 ± 0.2 eV, respectively.
Sensors each sample, there are no charge-up effects for the deduced $\Delta E$ shows Al$_2$H-diamond, Al$_2$O$_3$ (20 nm), HfO$_2$ (20 nm), and ALD-TiO$_2$ (25 nm)/ALD-Al$_2$O$_3$ samples are determined $p_{3/2}$ [49,50], the CH$_x$ and C-OH are attributed to surface contaminations. The Al-O (Figure 3c) and Hf-O (20 nm) (Figure 3c,d), ALD-HfO$_2$ (20 nm) (Figure 3e,f), and ALD-TiO$_2$/ALD-Al$_2$O$_3$ heterojunctions are based on the relative energies for the two peaks of $\Delta$EV for the ALD-TiO$_2$/ALD-Al$_2$O$_3$ heterojunction can be estimated. Thick oxide insulators are determined by extrapolating linear fitting to leading edges of the VB spectra and (2), the $\Delta E$ for each peak is ±0.2 V. By inserting CL binding energies and the VBM values into the Equations (1) and (2), the $\Delta \epsilon$ is the difference in binding energies between Ti $2p_{3/2}$ and Ti $2p$ for the HfO$_2$ (4 nm)/H-diamond sample. The ΔEV for the ALD-TiO$_2$/ALD-Al$_2$O$_3$ heterojunction can be estimated. Thick oxide insulators are determined by extrapolating linear fitting to leading edges of the VB spectra.

Figure 3. (a) C 1s, (c) Al 2p, (e) Hf 4f, and (g) Ti 2p photoelectron spectra for the H-diamond, Al$_2$O$_3$ (20 nm), HfO$_2$ (20 nm), and TiO$_2$ (25 nm)/Al$_2$O$_3$ (4 nm) samples, respectively. Valence band spectra for them are also shown in Figure 3b,d,f,h, respectively (Reprinted from references [31,46]).

Figure 4. (a,b) C 1s and Al 2p for the Al$_2$O$_3$ (4 nm)/H-diamond, respectively; (c,d) C 1s and Hf 4f for the HfO$_2$ (4 nm)/H-diamond, respectively; (e,f) Al 2p and Ti 2p spectra for the TiO$_2$ (3 nm)/Al$_2$O$_3$ (4 nm)/H-diamond, respectively (Reprinted from references [31,46]).
Table 2. The binding energies (eV) of C 1s, Al 2p3/2, Hf 4f7/2, Ti 2p3/2, and VBM for the H-diamond and oxide insulators corresponding to the peaks in Figures 3 and 4 [31,46].

<table>
<thead>
<tr>
<th>Sample</th>
<th>C 1s</th>
<th>Al 2p3/2</th>
<th>Hf 4f7/2</th>
<th>Ti 2p3/2</th>
<th>VBM</th>
</tr>
</thead>
<tbody>
<tr>
<td>H-diamond</td>
<td>284.3</td>
<td>76.3</td>
<td>18.3</td>
<td>459.2</td>
<td>3.4</td>
</tr>
<tr>
<td>Al2O3 (20 nm)</td>
<td>284.0</td>
<td>74.7</td>
<td>17.5</td>
<td>459.3</td>
<td>3.4</td>
</tr>
<tr>
<td>Al2O3 (4 nm)</td>
<td>284.0</td>
<td>74.7</td>
<td>17.5</td>
<td>459.3</td>
<td>3.4</td>
</tr>
<tr>
<td>HfO2 (20 nm)</td>
<td>284.0</td>
<td>74.7</td>
<td>17.5</td>
<td>459.3</td>
<td>3.4</td>
</tr>
<tr>
<td>HfO2 (4 nm)</td>
<td>284.0</td>
<td>74.7</td>
<td>17.5</td>
<td>459.3</td>
<td>3.4</td>
</tr>
<tr>
<td>TiO2 (25 nm)/Al2O3</td>
<td>75.0</td>
<td>4.3</td>
<td>1.2</td>
<td>459.2</td>
<td>3.4</td>
</tr>
<tr>
<td>TiO2 (3 nm)/Al2O3</td>
<td>75.0</td>
<td>4.3</td>
<td>1.2</td>
<td>459.2</td>
<td>3.4</td>
</tr>
</tbody>
</table>

Figure 5a–c show band configurations of the ALD-Al2O3/H-diamond, ALD-HfO2/H-diamond, and ALD-TiO2/ALD-Al2O3/H-diamond heterojunctions, respectively. There are type II staggering-type structures for the ALD-Al2O3/H-diamond heterojunction and ALD-HfO2/H-diamond heterojunctions and a type I straddling-type structure for the ALD-TiO2/ALD-Al2O3 heterojunction, respectively. The ∆EV between ALD-TiO2 and H-diamond is deduced to be 2.3 ± 0.2 eV. Because there are very large ∆EV values between the H-diamond with ALD-Al2O3, ALD-HfO2, and ALD-TiO2/ALD-Al2O3, they are promising to fabricate MOS electronic devices with low leakage current densities.

Figure 5. Schematic band configurations for (a) ALD-Al2O3/H-diamond, (b) ALD-HfO2/H-diamond, and (c) ALD-TiO2/ALD-Al2O3/H-diamond heterojunctions, respectively (Reprinted from references [31,46]).

3.2. High-k Oxides on H-Diamond for MOS Capacitors

3.2.1. ALD-Al2O3 and ALD-HfO2 Single Layers

Since Al2O3 and HfO2 are two common high-k oxide insulators, electrical properties of ALD-Al2O3/H-diamond and ALD-HfO2/H-diamond MOS capacitors have been investigated firstly [28,29]. Figure 6a,b show J-V and C-V characteristics for ALD-Al2O3/H-diamond MOS capacitor, respectively. The J is deduced using leakage current divided by the gate electrode area. It is lower than
1.0 × 10⁻⁷ A·cm⁻² as the gate voltage in the range of −4.0–4.0 V for the ALD-Al₂O₃/H-diamond MOS capacitor. Red and green lines in Figure 6b represent the C-V curves with the gate voltage sweeping directions from negative to positive and from positive to negative, respectively. Distinct accumulation region and sharp dependence at depletion region are observed in the C-V curves. Interfacial trapped charge density for the ALD-Al₂O₃/H-diamond is thus quite low [52]. There is a quite low voltage shift relative to 0 V in the depletion region for the C-V curves, indicating the low fixed charge density in the ALD-Al₂O₃ [53]. Hysteresis loop voltage for the C-V curves with the change of sweeping directions is 0 V, which suggests that there is low trapped charge density in the ALD-Al₂O₃ single layer. High quality Al₂O₃ film is thus deposited by the ALD technique at 120 °C. Maximum capacitance (Cmax) of 8.5~9. This is possibly attributed to the low deposition temperature (120 °C) for our ALD-Al₂O₃ film.

Figure 6. (a,b) J-V and C-V characteristics for the ALD-Al₂O₃/H-diamond MOS capacitor, respectively (Reprinted from reference [28]); (c) Annealing effect on J-V characteristics of ALD-HfO₂/H-diamond MOS capacitors (Reprinted from reference [29]); (d,e) C-V characteristics of the ALD-HfO₂/H-diamond MOS capacitors before and after annealing at 300 °C, respectively (Reprinted from reference [29]).
Figure 6c shows annealing effect on the J-V characteristics of the ALD-HfO$_2$/H-diamond MOS capacitors. For gate voltage higher than 0 V, the leakage current densities of the MOS capacitors before and after annealing at 300 °C are lower than $10^{-8}$ A·cm$^{-2}$. For gate voltage more negative than 0 V, the J of MOS capacitor before annealing increases from $10^{-8}$ A·cm$^{-2}$ at −3.4 V to $10^{-2}$ A·cm$^{-2}$ at −5.0 V. However, the J after annealing at 300 °C is still lower than 1.6 x $10^{-8}$ A·cm$^{-2}$. Therefore, after annealing at 300 °C, the qualities of the ALD-HfO$_2$ film and the ALD-HfO$_2$/H-diamond interface are improved greatly. When the annealing temperature increases to 500 °C, the large J is observed at gate voltage from −5.0 to 4.0 V, which is probably attributed to the formation of polycrystalline HfO$_2$ film at this high temperature [54]. Figure 6d,e show C-V characteristics of ALD-HfO$_2$/H-diamond MOS capacitors before and after annealing at 300 °C, respectively. Both C-V curves shift to the left hand sides greatly relative to 0 V, thus positive fixed charges with high densities exist in the bulk HfO$_2$ film or close to the HfO$_2$/H-diamond interface [53]. Both C-V curves show hysteresis loops with voltages of 0.4 and 0.5 V, respectively, which implies that there are higher trapped charge density in the bulk HfO$_2$ film in the ALD-Al$_2$O$_3$ film, which is possibly ascribed to the oxygen vacancies in the ALD-HfO$_2$ film. Noted that the C-V curves in the depletion regions for the ALD-HfO$_2$/H-diamond MOS capacitor after annealing are sharper than those of before annealing and there is no residual capacitance from −1.2 V to −3.8 V in Figure 6e. Therefore, there is a lower interface trapped charge density for the ALD-HfO$_2$/H-diamond interface after annealing than that before annealing [52]. The C$_{\text{max}}$ values for both MOS capacitors are 0.393 and 0.359 µF·cm$^{-2}$, respectively. The difference is possibly ascribed to a little variation of gate electrode area during the fabrication. Based on the C$_{\text{max}}$ values and the HiO$_2$ thickness (27.3 nm), the dielectric constants of the HfO$_2$ films before and after annealing are calculated to be 12.1 and 11.2, respectively, which are in good agreement with the reported values (11.7~14) of ALD-HfO$_2$ on Si and GaN substrates [54,55]. Low dielectric constants comparing with the ideal value of around 24 are believed to be the intrinsic property for the amorphous ALD-HfO$_2$ deposited at low temperature (120 °C).

### 3.2.2. ALD-HfO$_2$/ALD-Al$_2$O$_3$ Multilayer and SD-HfO$_2$/ALD-HfO$_2$ Bilayer

Since k value of the ALD-Al$_2$O$_3$ single layer on the H-diamond is not high and there are high positive fixed charge densities in the ALD-HfO$_2$, we investigate electrical properties of ALD-HfO$_2$/ALD-Al$_2$O$_3$ multilayer and SD-HfO$_2$/ALD-HfO$_2$ bilayer on the H-diamond for MOS capacitors [28,30]. Figure 7a,b show J-V and C-V characteristics for the H-diamond MOS capacitor with the ALD-Al$_2$O$_3$/ALD-HfO$_2$ multilayer as the oxide insulator, respectively. The ALD-Al$_2$O$_3$ and ALD-HfO$_2$ are the first and top layers in contact with the H-diamond surface and gate cover metal, respectively. Each monolayer thickness for ALD-Al$_2$O$_3$ and ALD-HfO$_2$ is 1.0 nm with total thickness for the multilayer of 32.0 nm. The J for the MOS capacitor in Figure 7a at −4.0 V is $2.7 \times 10^{-8}$ A·cm$^{-2}$, which is lower than those of ALD-Al$_2$O$_3$/H-diamond and as-fabricated ALD-HfO$_2$/H-diamond MOS capacitors. The C-V curve of the MOS capacitor in Figure 7b shows decrease of stretch-out in the depletion region compared to that for the as-fabricated ALD-HfO$_2$/H-diamond MOS capacitor. Therefore, the interfacial trapped charge densities for the MOS capacitor with the ALD-HfO$_2$/ALD-Al$_2$O$_3$ multilayer as the oxide insulator are lower than that for the as-fabricated ALD-HfO$_2$/H-diamond MOS capacitor [53]. However, there is a large hysteresis loop voltage of around 1.0 V for the C-V curves in Figure 7b, indicating the high trapped charge density in the ALD-HfO$_2$/ALD-Al$_2$O$_3$ multilayer. The C$_{\text{max}}$ for the C-V curves of the MOS capacitor is 0.216 µF·cm$^{-2}$ and the k value for the HfO$_2$/Al$_2$O$_3$ multilayer can be calculated to be 7.8, which is lower than that for the ALD-HfO$_2$ single layer of 12.1 and larger than that for the ALD-Al$_2$O$_3$ single layer of 5.4.
3.2.3. SD-TiO$_2$/ALD-Al$_2$O$_3$ and ALD-TiO$_2$/ALD-Al$_2$O$_3$ Bilayers

Figure 7a,b) J-V and C-V characteristics of the ALD-Al$_2$O$_3$/ALD-HfO$_2$ multilayer on the H-diamond MOS capacitor, respectively (Reprinted from reference [28]); (c,d) J-V and C-V characteristics for the SD-HfO$_2$/ALD-HfO$_2$ bilayer on the H-diamond for MOS capacitor, respectively (Reprinted from reference [30]).

Figure 7c,d show J-V and C-V characteristics for the SD-HfO$_2$/ALD-HfO$_2$/H-diamond MOS capacitor. The J increases with the gate voltage changing from 0 to −9.0 V. It is 1.9 × 10$^{-7}$ A·cm$^{-2}$ at gate voltage of −4.0 V, which is close to that of the single ALD-Al$_2$O$_3$/H-diamond MOS capacitor and lower than that of as-fabricated ALD-HfO$_2$/H-diamond MOS capacitor. The maximum J value at −9.0 V is 1.1 × 10$^{-4}$ A·cm$^{-2}$. Based on C$_{\text{max}}$ of 0.244 μF·cm$^{-2}$ and the total SD-HfO$_2$/ALD-HfO$_2$ thickness (34.1 nm), the k of the SD-HfO$_2$/ALD-HfO$_2$ bilayer is calculated to be 9.4, which is smaller than the value (12.1) of the ALD-HfO$_2$ single layer. This is probably attributed to the low deposition temperature (at RT) for the SD-HfO$_2$. The voltage shift relative to 0 V of the C-V curves for the SD-HfO$_2$/ALD-HfO$_2$/H-diamond MOS capacitor is one order magnitude lower than that for the ALD-HfO$_2$/H-diamond MOS capacitor. Thus, the issue of high fixed charge density for the ALD-HfO$_2$/H-diamond MOS capacitor is resolved. Additionally, the C-V curve in the depletion region shows sharp dependence and small hysteresis voltage loop of 0.1 V for the SD-HfO$_2$/ALD-HfO$_2$/H-diamond MOS capacitor, indicating its low trapped charge densities in the SD-HfO$_2$/ALD-HfO$_2$ bilayer and at the SD-HfO$_2$/ALD-HfO$_2$/H-diamond interfaces.

3.2.3. SD-TiO$_2$/ALD-Al$_2$O$_3$ and ALD-TiO$_2$/ALD-Al$_2$O$_3$ Bilayers

Figure 8a shows J-V characteristics for the SD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitors. Thicknesses of SD-TiO$_2$ films are 24.4, 18.9, and 23.3 nm with the change of oxygen gas content in the SD chamber of 0%, 10%, and 20%, respectively. When the chamber gas during the SD-TiO$_2$ deposition is only Ar (O$_2$: 0%), the J of the received MOS capacitor is lower than 10$^{-7}$ A·cm$^{-2}$ with the gate voltage changing from −2.0 to 4.0 V. As the gate voltage sweeps from −2.0 to −4.0 V, the J of the MOS capacitor increases from 10$^{-7}$ to as large as 10$^{-2}$ A·cm$^{-2}$. As the oxygen gas content in the SD chamber increases to 10% and 20%, there are very high leakage current densities for the MOS capacitors. Figure 8b shows the C-V characteristic of the SD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitor with 0% O$_2$ content in the SD chamber during the SD-TiO$_2$ deposition. Depletion regions of the C-V curves locate at the left hand side relative to 0 V. Thus, positive charges exist at the ALD-Al$_2$O$_3$/H-diamond interface or in the SD-TiO$_2$/ALD-Al$_2$O$_3$ bilayer. It is clarified above
that there are rarely positive charges for the ALD-Al₂O₃/H-diamond MOS capacitor. Therefore, the positive charges in the SD-TiO₂ (O₂: 0%)/ALD-Al₂O₃/H-diamond MOS capacitor possibly exist in the SD-TiO₂/ALD-Al₂O₃ bilayer. When the gate voltage shifts to the left hand side relative to −2.5 V (blue dashed line), the capacitance maxima separate with the gate voltage sweeping directions, which is possibly attributed to the high $J$ at voltage of $−4.0~−2.5$ V. A hysteresis loop (0.3 V) for the $C$-$V$ curve is possibly ascribed to the existence of trapped charges in the SD-TiO₂/ALD-Al₂O₃ bilayer. The $C_{max}$ for the SD-TiO₂ (O₂: 0%)/ALD-Al₂O₃/H-diamond MOS capacitor is 0.73 μF cm$^{-2}$ at $−2.5$ V. The $k$ value of the SD-TiO₂/ALD-Al₂O₃ bilayer can be calculated to be 22.5.

Figure 8. (a) $J$-$V$ characteristics of the SD-TiO₂/ALD-Al₂O₃/H-diamond MOS capacitors with O₂ content in the SD chamber of 0%, 10%, and 20%, respectively (Reprinted from reference [31]); (b) $C$-$V$ characteristics of the SD-TiO₂ (O₂: 0%)/ALD-Al₂O₃/H-diamond MOS capacitor; (c) $J$-$V$ characteristics of ALD-TiO₂/ALD-Al₂O₃/H-diamond MOS capacitors with ALD-Al₂O₃ buffer layer thicknesses of 0, 1.0, 2.0, and 4.0 nm, respectively; (d-g) $C$-$V$ characteristics of the ALD-TiO₂/ALD-Al₂O₃/H-diamond MOS capacitors with ALD-Al₂O₃ buffer layer thicknesses of 0, 1.0, 2.0, and 4.0 nm, respectively (Reprinted from reference [31]).
Figure 8c shows the leakage current densities of the ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitors. The ALD-TiO$_2$ thickness for each sample is 25.0 nm. The ALD-Al$_2$O$_3$ buffer layer thicknesses are 0, 1.0, 2.0, and 4.0 nm, respectively. The black, red, green, and blue lines represent the $J$ for the MOS capacitors with the ALD-Al$_2$O$_3$ buffer layer thickness changing from 0 to 4.0 nm, respectively. With increase of the ALD-Al$_2$O$_3$ buffer layer thickness, the $J$ for the MOS capacitors decreases at gate voltage of $-4.0$ V. Since the $\Delta E_V$ at the ALD-TiO$_2$/H-diamond heterointerface is low, the $J$ for the ALD-TiO$_2$/H-diamond MOS capacitor is quite high [41]. While there is 1.0 nm-thick Al$_2$O$_3$ buffer layer for the ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitor, the $J$ of it is still high due to hole tunneling effect. When the buffer layer thicknesses are 2.0 and 4.0 nm, the leakage current densities of the MOS capacitors are improved to be lower than $1.7 \times 10^{-3}$ and $6.0 \times 10^{-6}$ A·cm$^{-2}$, respectively. Figure 8d–g show the C-V characteristics for ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitors with ALD-Al$_2$O$_3$ buffer layer thicknesses of 0, 1.0, 2.0, and 4.0 nm, respectively. The depletion regions for all the C-V curves locate at left hand sides relative to 0 V. Thus, there are positive charges at the ALD-TiO$_2$/ALD-Al$_2$O$_3$ bilayers [53]. In Figure 8d–e, the $C_{\text{max}}$ values increase greatly with the gate voltages changing from $-1.0$ to $-4.0$ V and from $-2.0$ to $-4.0$ V, respectively, which are possibly attributed to their high leakage current densities. When the thickness of ALD-Al$_2$O$_3$ buffer layer increases to be 2.0 nm, there are distinct accumulation and depletion regions for the C-V characteristics for ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitor. However, a small hysteresis loop of 0.3 V exists. On the contrary, the hysteresis loop is only 0.06 V for the MOS capacitor with the ALD-Al$_2$O$_3$ buffer layer thickness of 4.0 nm. According to the $C_{\text{max}}$ value of 0.83 $\mu$F·cm$^{-2}$ for the ALD-TiO$_2$ (25.0 nm)/ALD-Al$_2$O$_3$ (4.0 nm)/H-diamond MOS capacitor, the $k$ value for the ALD-TiO$_2$/ALD-Al$_2$O$_3$ bilayer is deduced to be 27.2, which is larger than those of other oxide insulators on the H-diamond for the MOS capacitors.

3.2.4. Discussion for High-κ Oxide/H-Diamond MOS Capacitors

We have demonstrated above for the electronic properties of several high-κ oxide insulators on the H-diamond for the MOS capacitors. The $k$ at $-4.0$ V, $k$ values of oxide, C-V curve hysteresis loop voltage, and C-V curve voltage shift relative to 0 V for them are summarized in Table 3. Except for SD-TiO$_2$ (O$_2$: 0%)/ALD-Al$_2$O$_3$/H-diamond MOS capacitor, the $J$ at $-4.0$ V for other MOS capacitors is lower than $6.0 \times 10^{-6}$ A·cm$^{-2}$. The $k$ value of ALD-TiO$_2$/ALD-Al$_2$O$_3$ bilayer (27.2) is higher than those of ALD-Al$_2$O$_3$ (5.4), ALD-HfO$_2$ (12.1), ALD-HfO$_2$/ALD-Al$_2$O$_3$ multilayer (7.8), SD-HfO$_2$/ALD-HfO$_2$ bilayer (9.1), and SD-TiO$_2$/ALD-Al$_2$O$_3$ bilayer (22.5). The hysteresis loop voltages for C-V curves of the ALD-Al$_2$O$_3$/H-diamond, SD-HfO$_2$/ALD-HfO$_2$/H-diamond, and SD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitors are lower than 0.1 V, indicating their low trapped charge densities in the oxide insulators. There are large voltage shift relative to 0 V for the ALD-HfO$_2$/H-diamond, SD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond, and ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitors. Since hysteresis loop of C-V curves for the MOS capacitor with ALD-HfO$_2$/ALD-Al$_2$O$_3$ multilayer as oxide insulator is very large, we do not show its voltage shift relative to 0 V. There are small voltage shifts for the ALD-Al$_2$O$_3$/H-diamond and SD-HfO$_2$/ALD-HfO$_2$/H-diamond MOS capacitors, indicating their low fixed charged densities in the oxides. For the MOS capacitor gas sensors, reactions between gases and catalytic metals make charges accumulation at the metal/oxide interfaces, leading to the shift of C-V curve in the depletion region. Therefore, the best oxide insulators for the MOS capacitor gas sensors are those having low fixed and trapped charge densities. Based on the electrical properties of MOS capacitors, the ALD-Al$_2$O$_3$ and SD-HfO$_2$/ALD-HfO$_2$ bilayer are possibly two good choices for the applications of the H-diamond MOS capacitor gas sensors.
with enhancement-mode characteristics, which indicate that there is no current output at 0 V. Hole accumulation conditions for the H-diamond channel layer are surface carbon-hydrogen bonds and negatively adsorbed layer [56,57]. Since the carbon-hydrogen bonds are very stable at the temperature lower than 250 °C, the enhancement-mode characteristics for the MOSFETs result from the disappearance of negatively adsorbed layer or the formation of positive charges at the SD-HfO₂/ALD-HfO₂/H-diamond and ALD-TiO₂/ALD-Al₂O₃/H-diamond interfaces [58]. On/off ratios for all MOSFETs are higher than 10⁸. Subthreshold swings are 138, 195, and 79 mV·dec⁻¹ for the ALD-Al₂O₃/H-diamond, SD-HfO₂/ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs, respectively [31,39].

### 3.3. Electrical Properties of H-Diamond MOSFETs

Since there are low fixed and trapped charge densities for the ALD-Al₂O₃/H-diamond and SD-HfO₂/ALD-HfO₂/H-diamond MOS capacitors and there is the highest k value for the ALD-TiO₂/ALD-Al₂O₃ bilayer, we will show electrical properties of the ALD-Al₂O₃/H-diamond, SD-HfO₂/ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs. Figure 9a,c,e show drain-source current versus drain voltage (I_{DS}-V_{DS}) characteristics for the ALD-Al₂O₃/H-diamond, SD-HfO₂/ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs, respectively. Gate length (L_G) and gate width (W_G) are 3 and 100 µm for the ALD-Al₂O₃/H-diamond MOSFET, respectively [39]. Those are 4 and 150 µm for the SD-HfO₂/ALD-HfO₂/H-diamond and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs, respectively [30]. Interspaces between source/drain and gate are around 1.2 ± 0.1, 5.0, and 4.0 µm for the ALD-Al₂O₃/H-diamond, SD-HfO₂/ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs, respectively. Gate-source voltage (V_{GS}) is varied from −10.0 to 6.0 V in steps of +1.0 V for the ALD-Al₂O₃/H-diamond MOSFET. Those for the SD-HfO₂/ALD-HfO₂/H-diamond and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs are varied from −9.0 to 0 V in steps of +0.5 V and from −4.5 to 1.0 V in steps of +0.5 V, respectively. All of curves show obvious pinch-off and p-type characteristics. The maximum I_{DS} (I_{DSmax}) values are −112.4, −37.6, and −11.6 mA·mm⁻¹, respectively. Difference of I_{DSmax} for the three MOSFETs is attributed to the variations of H-diamond channel layer hole density and MOSFET device structures referring to L_G, W_G, and interspaces between source/drain and gate electrodes. Figure 9b,d,f show −\sqrt{|I_{DS}|·V_{GS}} characteristics for the ALD-Al₂O₃/H-diamond, SD-HfO₂/ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs, respectively. The V_{TH} values of them are 5.3 ± 0.1, −1.3 ± 0.1 V, and −0.8 ± 0.1, respectively. Thus, the ALD-Al₂O₃/H-diamond MOSFET operate with a depletion-mode characteristic. The SD-HfO₂/ALD-HfO₂/H-diamond and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs operate with enhancement-mode characteristics, which indicate that there is no current output at V_{GS} = 0 V. Hole accumulation conditions for the H-diamond channel layer are surface carbon-hydrogen bonds and negatively adsorbed layer [56,57]. Since the carbon-hydrogen bonds are very stable at the temperature lower than 250 °C, the enhancement-mode characteristics for the MOSFETs result from the disappearance of negatively adsorbed layer or the formation of positive charges at the SD-HfO₂/ALD-HfO₂/H-diamond and ALD-TiO₂/ALD-Al₂O₃/H-diamond interfaces [58]. On/off ratios for all MOSFETs are higher than 10⁸. Subthreshold swings are 138, 195, and 79 mV·dec⁻¹ for the ALD-Al₂O₃/H-diamond, SD-HfO₂/ALD-HfO₂/H-diamond, and ALD-TiO₂/ALD-Al₂O₃/H-diamond MOSFETs, respectively [31,39].

### Table 3. Electrical properties of high-k oxide/H-diamond MOS capacitors.

<table>
<thead>
<tr>
<th>Oxide Insulators</th>
<th>I at −4.0 V (A·cm⁻²)</th>
<th>k</th>
<th>Hysteresis Loop Voltage (V)</th>
<th>Voltage Shift Related to 0 V (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALD-Al₂O₃</td>
<td>1.0 × 10⁻⁷</td>
<td>5.4</td>
<td>0</td>
<td>small</td>
</tr>
<tr>
<td>ALD-HfO₂ (300 °C annealing)</td>
<td>8.5 × 10⁻⁹</td>
<td>11.2</td>
<td>0.5</td>
<td>large</td>
</tr>
<tr>
<td>ALD-HfO₂/ALD-Al₂O₃ multilayer</td>
<td>2.7 × 10⁻⁸</td>
<td>7.6</td>
<td>1.0</td>
<td>-</td>
</tr>
<tr>
<td>SD-HfO₂/ALD-HfO₂ bilayer</td>
<td>1.9 × 10⁻⁷</td>
<td>9.1</td>
<td>0.1</td>
<td>small</td>
</tr>
<tr>
<td>SD-TiO₂ (0%) / ALD-Al₂O₃ bilayer</td>
<td>1.0 × 10⁻²</td>
<td>22.5</td>
<td>0.3</td>
<td>large</td>
</tr>
<tr>
<td>ALD-TiO₂ / ALD-Al₂O₃ (4 nm) bilayer</td>
<td>6.0 × 10⁻⁶</td>
<td>27.2</td>
<td>0.06</td>
<td>large</td>
</tr>
</tbody>
</table>
where the $R_{\text{ON}}$ normalized by the $W_G$ was obtained from fitting the $I_{DS}-V_{DS}$ curve. The $C_{\text{OX}}$ is the $C_{\text{max}}$ of the oxide insulator. The $2R_{\text{SD}}$ value was determined based on the linear function between the $L_G$ and $R_{\text{ON}}$. Since the $2R_{\text{SD}}$ values for the ALD-Al$_2$O$_3$/H-diamond and ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOSFETs were not investigated in our previous studies [31,39], we only calculate the $\mu_{\text{eff}}$ of H-diamond channel layer for the SD-HfO$_2$/ALD-HfO$_2$/H-diamond MOSFET [30], which is around 38.7 ± 0.5 cm$^2$V$^{-1}$s$^{-1}$.

4. Conclusions

Here, fabrication routines for the H-diamond MOS capacitor and MOSFET, band configurations of high-$k$ oxide/H-diamond heterointerfaces, and electrical properties of the H-diamond MOSFETs were summarized. There were high valence band offsets for ALD-Al$_2$O$_3$/H-diamond and SD-HfO$_2$/ALD-HfO$_2$/H-diamond heterointerfaces. Electrical properties of the H-diamond MOS capacitors with the ALD-Al$_2$O$_3$, ALD-HfO$_2$, ALD-HfO$_2$/ALD-Al$_2$O$_3$/H-diamond and ALD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond heterostructures were investigated and discussed. Except for the SD-TiO$_2$/ALD-Al$_2$O$_3$/H-diamond MOS capacitor, the leakage current densities at $10^{-12}$ A·cm$^{-2}$ were not determined for the other oxide insulators. There were low fixed and trapped charge densities for the ALD-Al$_2$O$_3$/H-diamond channel layer for the SD-HfO$_2$/ALD-HfO$_2$/H-diamond MOSFET [30], which is around 5.3 V for the other MOS capacitors were lower than 6.0 $\times$ $10^{-12}$ A·cm$^{-2}$. Since the source/drain-to-gate resistance ($2R_{\text{SD}}$) much higher than source/drain ohmic contact resistances.

$$R_{\text{ON}} = R_{\text{CH}} + 2R_{\text{SD}} = \left[ \frac{\partial I_{DS}}{\partial V_{DS}} \right]_{V_{DS}=0}^{-1} = \frac{L_G}{W_G \times \mu_{\text{eff}} \times C_{\text{OX}} \times (V_{GS} - V_{TH})} + 2R_{\text{SD}}$$

$$V_{TH} = -0.8 V$$
MOS capacitors and MOSFETs were summarized. There were high valence band offsets for ALD-Al\(_2\)O\(_3\)/H-diamond, ALD-HfO\(_2\)/H-diamond, and ALD-TiO\(_2\)/ALD-Al\(_2\)O\(_3\)/H-diamond heterointerfaces. Electrical properties of the H-diamond MOS capacitors with the ALD-Al\(_2\)O\(_3\), ALD-HfO\(_2\), ALD-HfO\(_2\)/ALD-Al\(_2\)O\(_3\) multilayer, SD-HfO\(_2\)/ALD-HfO\(_2\) bilayer, SD-TiO\(_2\)/ALD-Al\(_2\)O\(_3\) bilayer, and ALD-TiO\(_2\)/ALD-Al\(_2\)O\(_3\) bilayer were investigated and discussed. Except for the SD-TiO\(_2\)/ALD-Al\(_2\)O\(_3\)/H-diamond MOS capacitor, the leakage current densities at −4.0 V for the other MOS capacitors were lower than 6.0 × 10\(^{-5}\) A·cm\(^{-2}\). The \(k\) value of ALD-TiO\(_2\)/ALD-Al\(_2\)O\(_3\) bilayer was 27.2, which was higher than those of other oxide insulators. There were low fixed and trapped charge densities for the ALD-Al\(_2\)O\(_3\)/H-diamond and SD-HfO\(_2\)/ALD-HfO\(_2\)/H-diamond MOS capacitors and good operations for the MOSFETs. These characteristics made them promising for the fabrication of high-performance H-diamond MOS capacitor and MOSFET gas sensors.

**Acknowledgments:** This work was supported by KAKENHI (No. 18K13806 and No. 16H06419) projects, Leading Initiative for Excellent Young Researchers (LEADER) program, and NIMS Nanofabrication Platform project sponsored by the Ministry of Education, Culture, Sports, and Technology, Japan.

**Conflicts of Interest:** The authors declare no conflict of interest.

**References**
6. Trew, R.J. SiC and GaN transistors—is there one winner for microwave power applications? *Proc. IEEE* 2002, 90, 1032–1047. [CrossRef]

45. Banal, R.G.; Imura, M.; Liu, J.W.; Koide, Y. Structural properties and transfer characteristics of sputter deposition AlN and atomic layer deposition Al2O3 bilayer gate materials for H-terminated diamond field effect transistors. J. Appl. Phys. 2016, 120, 115307. [CrossRef]

© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).