Redundant and Self-Healing Drive System for Pure EV Based on Low Voltage Building Blocks

Giuseppe Guidi*, Tore M. Undeland*

An ideal interface between the energy tank on board of an EV and the electric motor used for propulsion should have a number of desirable characteristics: it should be efficient, reliable, safe, cheap, light and small, just to mention a few. Priority and relevance of each item may vary widely with the particular application. In this paper, the cascaded multilevel topology is proposed, mainly for those applications where reliability and availability is a major concern. It is shown that the proposed topology is inherently redundant, and that a self-healing system can be built around the cascaded converter with relatively little effort. Theoretical and practical aspects like voltage generation and optimal energy extraction within the system are discussed, and main concepts are proven by experimental results.

Keywords: Battery Management System (BMS), Charge Equalization, Power Electronics, Converter, Reliability.

1. INTRODUCTION

The use of multilevel cascaded inverter as power electronics interface between the battery pack on board of pure electric vehicles and the three-phase electric motor has been proposed in [1]. Obvious advantage of this multilevel topology, when compared to conventional 2-level inverter, is the reduction of the operating voltage across each switch. It is therefore possible to achieve operation at very high voltage, without explicit series connection of elementary switches. However, in automotive there is no need for very high voltage and the aim of the multilevel connection is to break up the whole DC link voltage, usually in the order of few hundred volts, in small steps that allow for use of extremely efficient low voltage switching devices (MOSFETs). Breaking up the DC link voltage leads also to other very desirable features, like the reduction of harmonic contents at the inverter output, the possible reduction of electromagnetic interference (EMI), increased safety and accessibility of the system due to the absence of high voltage when the inverter is not being operated. In addition to the above mentioned aspects that were already discussed in [1], there is at least one more topological property of cascaded inverters that deserves close attention: inherent redundancy. In the proposed architecture, failure of one (or more than one) block does not cause the whole system to shut down. In fact, the system, if properly engineered, is able to reconfigure itself (self-healing) with no need for human intervention and to resume operation almost as usual, with only a slight derating in maximum output power capabilities and virtually no loss in driving range. Since the DC-link is physically split into several isolated banks, charge and discharge of each bank can be independently controlled, allowing for ideal load sharing between all banks.

2. ARCHITECTURE DESCRIPTION

The basic H-Bridge multilevel converter topology is depicted in Fig.1. Any number N of independent voltage sources (building blocks) consisting of a flying DC source and an H-Bridge are series connected, in order to elevate the output voltage capabilities to plus/minus the sum of all DC voltage sources forming the series connection:

\[
\sum_{i=1}^{N} V_{DC,i} \leq V_{out}(t) \leq \sum_{i=1}^{N} V_{DC,i}
\]  

In its basic form, the multilevel cascaded converter is a single phase voltage source. However, due to the flying nature of each local DC source, a three phase topology can be obtained simply by Wye (or Delta) connecting three single phase blocks, as shown in Fig.2.

The flying DC source of every building block may simply consist of a battery bank; according to the battery technology and the vehicle requirements, an ultracapacitor (UC) bank can also be included in the building block, as shown in Fig.1. The idea behind a battery-ultracapacitor hybrid energy source is to use the power dense ultracapacitors to supply the short-term peak power to the load, relieving stress on the energy dense battery thereby improving driving range and battery lifetime. Effectiveness of battery-UC

* Norwegian University of Science and Technology, NTNU, Trondheim, Norway

giuseppe.guidi@elkraft.ntnu.no
Tore.Undeland@elkraft.ntnu.no
combination in EVs has been subject of extensive study [2,3], and is beyond the scope of this paper. In fact, the nature of the flying DC source has no influence on the redundancy and self-healing properties of the system.

2.1 Operating Principle
Due to the well known H-Bridge topology, at any given instant each building block is able to generate at its output terminals three different voltage levels:

\[
\begin{align*}
V_{DC}^+ & \text{ if } S1 \text{ and } S4 \text{ are ON;} \\
V_{DC}^- & \text{ if } S2 \text{ and } S3 \text{ are ON;} \\
0 & \text{ if } S1 \text{ and } S3 \text{ are ON, or } S2 \text{ and } S4 \text{ are ON;} 
\end{align*}
\]

(2)

In the very common case of identical DC voltage sources for all building blocks, the resulting output voltage of the converter in Fig. 1 is then discretized with \(2N+1\) levels, the output voltage step being equal to the individual DC voltage \(V_{DC}\). Any PWM technique can then be used, if necessary, to generate the desired average output voltage over a given switching period \(T_{sw}\). The easiest technique would be to operate all but one building block in continuous mode over a switching period, in order to minimize switching losses.

An important characteristic of the cascaded topology is that all individual blocks in a given phase chain are indistinguishable, as far as output voltage generation is concerned, provided they all have the same DC voltage behind the H-Bridge. This property can be exploited in order to achieve load sharing among the \(N\) blocks, as described in section 2.3.

2.2 Output Voltage Generation
Let us suppose that we need to generate a given positive output voltage \(V_o\) over a switching period. In general, it will exist a number \(N\), so that:

\[
N \cdot V_{DC} \leq V_o \leq (N+1) \cdot V_{DC}, \text{ with } 0 \leq N \leq N-1
\]

(3)

From (1) and (3), one simple way to generate the desired voltage is to divide the \(N\) blocks into three categories. \(\bar{N}\) blocks will be operated in “fully on” mode, each contributing with \(V_{DC}\) to the output voltage. The remaining \(1\) block will be operated in “zero” mode, as described in (2). As a result:

\[
V_o = \bar{N} \cdot V_{DC} + (N-\bar{N}) \cdot V_{DC}
\]

(4)

The remaining \(N-\bar{N}+1\) blocks will be operated in “zero” mode, as described in (2). As a result:

\[
V_o = N \cdot V_{DC} + D \cdot V_{DC}
\]

(5)

The same method applies in case of negative output voltage, with the only difference that the “fully on” blocks and the block doing PWM will all generate negative output voltage. It is apparent that the one described above is not the only method to generate a given output voltage. For instance, a pair of blocks operated in “zero” mode could instead be operated in “fully on” mode, generating positive and negative voltage, respectively, annihilating each other.

2.3 Block Balancing
The degrees of freedom in output voltage generation
can be used to balance the load of each independent source behind the H-Bridges. From the switches topology depicted in Fig. 1, it is apparent that for a given load current $I_L$, the current flowing through the DC source behind the bridge is $-I_L$ itself if the block output voltage is $+V_{DC}$, $-I_L$ if the block output voltage is $-V_{DC}$; no current flows through the DC source when the block output voltage is zero. As a result, assuming $V_s$ and $I_L$ positive (reasoning is reversed in case of discordant signs of output voltage and load current), if the voltage generation method described in the previous chapter is used, in a switching period $T_{sw}$, $N$ sources will deliver the same amount of energy to the load:

$$E_i = T_{sw} \cdot V_o \cdot I_L$$  \hspace{1cm} (6)

The block doing PWM will deliver a smaller amount of energy to the load:

$$E_2 = D \cdot T_{sw} \cdot V_o \cdot I_L$$  \hspace{1cm} (7)

All the remaining blocks will deliver no energy to the load.

Whatever the technology employed for the $N$ DC sources, they will always be characterized by a certain amount of stored energy. In order to optimize the performance of the system, it is mandatory that all the sources participate evenly to the energy trade with the load. In more precise terms, the State Of Charge (SOC) of all sources should be kept balanced at all times. In order to achieve balancing, the SOC of all sources is periodically evaluated, and priorities are assigned to each block. If in the switching period to come the energy will flow from sources to load ($V_s$ and $I_L$ have the same sign), highest priority for voltage generation is given to the block with highest SOC, while lowest priority is assigned to the most discharged source. Highest priority means that the block will be the first one to be operated in “fully on” mode, thus contributing with the maximum amount of energy given by (6). On the other hand, the block with lowest priority will be most likely operated in “zero” mode (unless output voltage close to the maximum limit is required), thus preventing further discharge.

From the reasoning above, it should be clear that the $N$ DC sources forming the basic cascaded converter need not be identical. As long as SOC can be evaluated accurately, ideal utilization of sources is still possible even in case of sources with different energy capabilities.

3. FAULT TOLERANCE AND SELF HEALING

In the architecture of Fig.1, all $N$ blocks of a phase leg are equivalent, and the phase output voltage is the sum of the individual blocks output voltage. That implies that if any one of the blocks is out of order, the remaining $N-1$ blocks can still operate provided that the faulty block has its output terminals short-circuited. Obviously, the voltage capability of the phase leg is reduced by a factor of $1/N$, showing that if the number of levels increases, the derating following a fault becomes smaller.

As far as a block fault is concerned, self-healing can be achieved by putting a relatively inexpensive relay in parallel with the bridge output, thus bypassing the block.

It may be argued that losing a block will also reduce the driving range by the same factor as the voltage $(1/N)$, since one battery pack is no longer used. However, if the fault is not in the battery pack itself, the energy stored in the latter can still be used by properly arranging the connections between the $N$ H-Bridges and the $N$ battery packs, as shown in Fig.3 for the particular case of $N=5$. If the block $x$ ($x=1...N$) is faulty, the corresponding battery pack is then connected to either block $x-1$ or $x+1$, which will therefore have a source with double capacity compared to all the others. Using the charge balancing method described in section 2.3 it is still possible to operate the system, using the whole energy available.

Again, self-healing can be achieved by performing some kind of self-test of the system that initialize the battery connections according to Table 1. Notice that

<table>
<thead>
<tr>
<th>Operating Mode</th>
<th>Charge Switches</th>
<th>Ring switches</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal operation</td>
<td>Both OFF</td>
<td>All OFF</td>
</tr>
<tr>
<td>Operation with Block $x$ faulty</td>
<td>Both OFF</td>
<td>Switch $x\times -1$ (or $x\times +1$) ON All other switches OFF</td>
</tr>
<tr>
<td>Battery charge</td>
<td>Either or both ON</td>
<td>All ON</td>
</tr>
<tr>
<td>Battery charge with battery pack $x$ faulty</td>
<td>ON if not connected to $x$</td>
<td>Switches $x\times -1$ and $x\times +1$ OFF; All other switches ON</td>
</tr>
</tbody>
</table>

© 2007 WEVA Journal, pp. 73-80
the combination of switches in Fig.3 (ring topology) will also allow for parallel charging of all battery packs from a single, low voltage charger, if desired. With a redundant charge switch, it is also possible to isolate a single faulty battery pack during parallel charging, as described in Table 1.

4. SIMULATION RESULTS

The cascaded multilevel converter (only one single-phase leg), operated with the voltage generation method and the charge balancing technique described in chapter 2, has been simulated.

In the simulation of Fig. 4, the converter outputs a sinusoidal voltage having an amplitude of 90V, and the load current is assumed to be 150A (peak); the load motor is first accelerating (p.f.=0.85) and then braking (p.f. = -0.85). Throughout the whole simulation, the block 3 is assumed faulty (not operated), and block 2 is connected to two battery packs in parallel (Fig. 4.c). Results confirm that the control algorithm successfully keeps the charge on each battery pack balanced, by properly handling the switching priorities. As a consequence, average current flowing through the source behind block 2 is higher than the other blocks. However, this fact does not affect the VA ratings of the solid state switches in the H-Bridge.

5. EXPERIMENTAL SETUP

The ultimate target is to build a drive system for a small city vehicle, whose electric motor characteristics are resumed in Table 2. In the final setup, wye connection of three legs based on cascaded multilevel topology (see Fig. 2) will be used. However, the basic concepts related to output voltage generation and charge balancing can be demonstrated by using a single leg topology.

5.1 Selecting Number of Levels and Individual Voltage of Building Blocks

In the selection of the ideal voltage ratings of the single building block, many concurrent factors have to be considered, ranging from efficiency to safety. The problem is similar to the one faced by the consortium that developed the new 42V automotive standard. It seems therefore very reasonable to use that same voltage level for the building blocks. Once the block voltage is fixed, the number of levels is easily determined according to the maximum voltage requirement of the load, taking also into account some margin for better controllability and to maintain a reasonable voltage capability in case of a single block fault.

Main characteristics of the resulting converter design are resumed in Table 2. The number of building blocks...
Table 2: Final system specifications

<table>
<thead>
<tr>
<th>AC Motor</th>
</tr>
</thead>
<tbody>
<tr>
<td>PM synchronous</td>
</tr>
<tr>
<td>3-phase, 220V, 3000rpm, 8 poles</td>
</tr>
<tr>
<td>( P_{\text{rated}} = 15kW ), ( P_{\text{peak}} = 40kW )</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Cascaded multilevel inverter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of levels per phase</td>
</tr>
<tr>
<td>( N = 5 )</td>
</tr>
<tr>
<td>Voltage of each battery pack</td>
</tr>
<tr>
<td>36V (nominal)</td>
</tr>
<tr>
<td>Switching devices</td>
</tr>
<tr>
<td>Automotive MOSFET</td>
</tr>
<tr>
<td>IRF3805S-7P</td>
</tr>
<tr>
<td>160( A ), 55V</td>
</tr>
<tr>
<td>( R_{\text{DS,on}} = 2.6\Omega @ T_j = 25^\circ )</td>
</tr>
<tr>
<td>Individual UC bank (optional)</td>
</tr>
<tr>
<td>16 X BCAP0350 (2.5V, 350fF)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Hypothetical 2-level inverter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Battery voltage (DC-Link)</td>
</tr>
<tr>
<td>350 V</td>
</tr>
<tr>
<td>Switching devices</td>
</tr>
<tr>
<td>Trench IGBT</td>
</tr>
<tr>
<td>SKM195GB066D</td>
</tr>
<tr>
<td>600V, 200A</td>
</tr>
</tbody>
</table>

per phase is fixed to 5, yielding a 11 steps waveform for the phase output voltage. In the same table, a hypothetical 2-level inverter functionally equivalent to the proposed multilevel structure is reported for comparison.

5.2 Efficiency and EMI considerations

At first glance, it may appear that increasing the number of levels will have detrimental effect on efficiency. In fact, the number of switching devices along the load current path is always 2\( N \), resulting in 2\( N \) times the conduction losses (ohmic losses in case of unipolar devices like MOSFETs) of a single device. However, for technological reasons, the on-state resistance of MOSFETs of the same current ratings tends to increase more than linearly with the blocking voltage capabilities. In particular, it can be shown that for an ideal MOSFET structure, the resistance per unit area \( R_{\text{on,sp}} \) of a device is [4,5]:

\[
R_{\text{on,sp}} = K \left( B V_{\text{pp}} \right)^{2.5}
\]  

(8)

where \( B V_{\text{pp}} \) is the reverse voltage the device has to withstand and \( K \) is a constant.

From (8) it looks clear that series connection of 2\( N \) low voltage devices will result in lower conduction losses as compared to 2 devices of \( N \)-times higher voltage ratings. In reality, the comparison is more complex, since the optimum technology for the switching devices depends on the required voltage blocking capabilities. At 36 V level, as in the case of the building block of the cascaded converter proposed in this paper, MOSFETs are the correct choice; however, an hypothetic 2-level inverter driving the same motor load would have a DC-link voltage higher than 300 V, making IGBT the preferred device, as shown in Table 2.

Fig. 5 shows a comparison between losses in the proposed cascaded converter and in a standard 2-level inverter of equivalent ratings; the comparison is performed at rated inverter output voltage, varying the power absorbed by the load.

Losses in the IGBT inverter are calculated using the methods first presented in [6]; similar results can also be obtained using the loss calculator developed by the device manufacturer [7]. In the case study, switching frequency of the IGBT inverter is fixed to 12 kHz.

Conduction losses in the MOSFET-based cascaded inverter are assumed to be purely resistive, since the anti-parallel diodes (see Fig. 1) will only conduct inverter are assumed to be purely resistive, since the anti-parallel diodes (see Fig. 1) will only conduct for a very short period of time (the dead time of the block being operated in PWM mode):

\[
P_{\text{cond, M0SFET}} = R_{\text{DS}} \cdot I_D^2
\]  

(9)

In evaluating (9), \( R_{\text{DS}} \) should be the resistance of the device at the target junction temperature, here assumed to be 100°C; \( I_D \) is the rms value of the load current.

For simplicity, PWM switching frequency of the cascaded inverter is also fixed to 12 kHz. This will actually give a much better voltage waveform than the 2-level inverter (cfr. Fig. 4b). However, since only one out of \( N \) blocks is operated in PWM mode in each switching period, the equivalent switching frequency will be \( N \) times lower. This, added to the fact that MOSFET devices exhibit in general much better switching characteristics than IGBT, due to the unipolar nature of the current inside the semiconductor [5], explains why switching losses are so small in the case of cascaded inverter.

From Fig. 5 it results that the IGBT inverter has lower losses when operated at peak power, but the cascaded inverter is more efficient all the way from no load up to about 1.5 times the rated power. Since a typical driving cycle will imply operation below this break-even point for most of the time, it is reasonable to...
conclude that the cascaded inverter has potential for better efficiency, overall.

Moreover, since losses in the cascaded inverter are dominated by conduction losses, it is possible in principle to modify the design process for the switching devices, yielding a MOSFET with lower conduction losses at the expense of higher switching losses; in this particular application, this would result in an overall reduction of losses, making the proposed architecture even more favorable.

Electromagnetic emissions from the converter are mainly due to the steep current slopes resulting from PWM. There are at least two reasons why the cascaded multilevel topology described so far is expected to be superior in terms of EMI compared to standard hard-switched topologies. First of all, due to the multilevel structure, voltage steps due to the switching devices are reduced in height to the individual DC link voltage. Secondly, and perhaps even more important, since the switching losses of the converter are shown to be very low, it is possible to slow down the commutation of each MOSFET, reducing the current slope and therefore EMI considerably; the resulting increase in switching losses due to the slower commutation will not affect the efficiency in any significant way.

Slowing down the switching speed of MOSFETs from their rated capabilities will also have another very favorable consequence: reduction of the over-voltage peak across the switch at each commutation. This allows for the use of lower voltage devices, like the one mentioned in Table 2, having 55V reverse blocking capabilities when the DC link voltage can be as high as 42V. Such a small voltage margin would hardly be feasible otherwise, even if the breakdown capabilities of modern MOSFETs are exploited. As already mentioned, the use of devices with lower blocking voltage will reduce the conduction (dominating) losses.

5.3 System Layout and Control Structure

As suggested by Figg.1-2, from the system integrator point of view, the system is made up of identical modules (the Building Blocks), embedding DC source, H-Bridge, relays and digital control. The two output terminals are connected to form the desired topology (could be single leg, wye, delta, etc.). Extra connections are needed for the battery charger and to achieve redundancy as described in chapter 3. However, if the building block is properly engineered, the connection can be considerably simplified, as suggested in Fig. 6. Moreover, each converter leg of a Wye topology can be in physically different locations on board of the vehicle, and the interconnection between them is limited to one power line. In addition, each leg has to be connected to one motor phase, to the charger and to the master controller.

Such a decentralized converter will obviously need a dedicated control structure. In this work, a standard motor controller operates as master and calculates the voltage needed at the load terminals. A second control module, also located at master level, will then figure out a proper way to synthesize the required voltage, with the additional control target of keeping the SOC of all blocks properly balanced. The building blocks are slave modules; they communicate to the master their voltage availability and their current SOC, and receive in turn the switching command.

In order to simplify cabling and to increase reliability, the communication within the system is purely serial. A very strict time triggered protocol has been implemented to properly synchronize the switching of all blocks, and much effort has been devoted to give the communication system the necessary degree of reliability. Due to the limited space, this aspect will not be further discussed in this paper.

5.4 First Operational Prototype

In order to validate the proposed concepts, and to start working towards the final system, a first fully operational prototype has been built. The system consists of a single leg converter made of two identical building blocks, having the characteristics of the final ones, except that the UC part is not present. The local DC link of each building block is made up of a series connection of three standard 12V, 10Ah sealed lead acid batteries, resulting in 36V rated voltage. Solid state devices used for the H-Bridges are the ones in Table 2.
5.5 Experimental Results

The basic experiment of Fig. 7.a shows a constant current discharge of the 5 level system ($N=2$) with no charge balancing. Output voltage of the converter is fixed to 50.4V (0.7pu, having assumed the base voltage equal to the nominal voltage of the batteries), and the load is a DC motor, absorbing about 10A throughout the experiment. Discharge is stopped as soon as the lowest battery voltage reaches 0.92pu (about 33V). End of discharge is easily noticed in the figure, since the terminal voltage of the batteries suddenly rises to the open-circuit value when the current drops to zero. Priorities in the modulation algorithm are fixed and block 1 has always higher priority than block 2. As expected, the battery pack connected to block 1 run out of energy faster than block 2, resulting in about 26min of available operating time before the minimum allowed terminal voltage is reached.

In Fig. 7.b, all conditions above remain unchanged, but the proposed charge balancing algorithm is enabled and switching priorities between blocks are dynamically assigned by the master controller. It can be seen that both blocks discharge equally, resulting in optimal utilization of the energy, as witnessed by the extended operating time of about 41min.

In the experiment of Fig. 8, one extra battery pack (36V, 10Ah) has been connected in parallel to block 2. This condition resembles the case of a system with $N=3$, with one of the three blocks being out of order and its battery pack connected instead to one of the healthy blocks in order to be able to use all the energy available in the system, as described in chapter 3. Results confirm that the three packs discharge equally up to a point very close to the end of discharge. The resulting operating time is about 61 min that is about 1.5 times the operating time obtained in the experiment of Fig. 7.b, where the available energy was 1.5 times smaller. Non ideal balancing towards the end of the test is due to the poor evaluation of the SOC of each block, as pointed out earlier, and also to the poorly matched characteristics of the batteries in use. Fig. 8.b shows the average current flowing on each of the three battery packs during the test (1.0pu is equal to 10A, which is the 1C ratings of the batteries in use). Ideally, they should be identical throughout the experiment. While the difference between $I_1$ and the other currents is mostly due to poor SOC estimation, the difference between $I_2$ and $I_3$ is fully due to unbalanced battery packs, since the terminals of the two packs are connected in parallel with no control whatsoever for current sharing. In particular, it may be noticed that the sharing algorithm is trying to assign lower priority to the most discharged block 1 towards the end of the experiment, but even so, the voltage across that block...
Fig. 8 – Experimental results of constant power discharge of a system composed by two H-Bridges and three battery packs, two of which are connected in parallel; From top to bottom:
(a) – Terminal voltage at the input of each H-Bridge (same as Fig. 5.c);
(b) – Average Current flowing from each battery pack (packs 2 and 3 are in parallel);

falls more quickly than the voltage across the block who is given higher priority (and who is asked for more current).

Even with all limitations and inaccuracies discussed above, operating range close to ideal has been achieved.

6. CONCLUSION

Cascaded multilevel topology is a promising alternative to be used as interface between the energy storage devices (batteries and/or UCs) and the electrical load on board of electric vehicles. Besides the advantages in terms of voltage quality, safety, EMI and, most likely, efficiency, the cascaded inverter has the unique feature of being inherently redundant, making it an ideal starting point to build highly dependable systems for applications with very strict requirements in terms of reliability.

Several aspects related to both operational principle and practical realization of a cascaded multilevel converter suitable for EVs has been analyzed, with special emphasis on self-healing and post-fault operation.

A first working prototype has been built, and the results obtained so far are promising; it is believed that the proposed topology, if properly equipped with a control system designed for reliability and fault-tolerance, can be applied in special occasions when quality and safety concerns offset the increase of complexity that the multilevel, multicell topology brings with it.

REFERENCES


BIOGRAPHIES

Giuseppe Guidi graduated from the University of L’Aquila, Italy, in 1995, and was cooperative researcher at The University of Tokyo, Japan in 1996. From 1998 to 2001 he was with Fuji Electric R&D Ltd, Tokyo, Japan, as R&D engineer; he then joined SIEI Spa, Gerenzano, Italy, where he was senior drive engineer until 2004, when he joined the Department of Electrical Power Engineering at NTNU, Norway, where he is currently working towards his PhD.

Tore M. Undeland has been Professor since 1984 at NTNU, Trondheim, Norway, and is also Adjunct professor at Chalmers, Sweden. IEEE Power Electronics Society board member in 6 years, and Past president of EPE – European Power Electronics Association. His research interests are: Design of converters and Conversion and control in Renewable Energy. He has published about 100 papers, and is coauthor of the much used textbook: Mohan, Undeland, Robbins: Power Electronics, John Wiley & Sons, 3rd Ed 2003